Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS1876 Datasheet(PDF) 59 Page - Maxim Integrated Products

Part # DS1876
Description  SFP Controller with Dual LDD Interface
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS1876 Datasheet(HTML) 59 Page - Maxim Integrated Products

Back Button DS1876 Datasheet HTML 55Page - Maxim Integrated Products DS1876 Datasheet HTML 56Page - Maxim Integrated Products DS1876 Datasheet HTML 57Page - Maxim Integrated Products DS1876 Datasheet HTML 58Page - Maxim Integrated Products DS1876 Datasheet HTML 59Page - Maxim Integrated Products DS1876 Datasheet HTML 60Page - Maxim Integrated Products DS1876 Datasheet HTML 61Page - Maxim Integrated Products DS1876 Datasheet HTML 62Page - Maxim Integrated Products DS1876 Datasheet HTML 63Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 69 page
background image
______________________________________________________________________________________ 59
SFP Controller with Dual LDD Interface
Table 02h, Register C1h: PW_ENB
Table 02h, Register C2h–C5h: RESERVED
FACTORY DEFAULT
03h
READ ACCESS
PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
WRITE ACCESS
PW2 or (PW1 and RWTBL2)
A2h AND B2h MEMORY
Common A2h and B2h memory location
MEMORY TYPE
Nonvolatile (SEE)
C1h
RWTBL46
RTBL1C
RTBL2
RTBL1A
RTBL1B
WPW1
WAUXAU
WAUXBU
BIT 7
BIT 0
BIT 7
RWTBL46: Tables 04h and 06h.
0 = (default) Read and write access for PW2 only.
1 = Read and write access for PW1 and PW2.
BIT 6
RTBL1C: Table 01h or Table 05h, Registers F8h–FFh. Table address is dependent on MASK bit
(Table 02h, Register 88h).
0 = (default) Read and write access for PW2 only.
1 = Read access for PW1 and PW2.
BIT 5
RTBL2: Table 02h.
0 = (default) Read and write access for PW2 only.
1 = Read access for PW1 and PW2.
BIT 4
RTBL1A: Table 01h, Registers 80h–BFh.
0 = (default) Read and write access for PW2 only.
1 = Read access for PW1 and PW2.
BIT 3
RTBL1B: Table 01h, Registers C0h–F7h.
0 = (default) Read and write access for PW2 only.
1 = Read access for PW1 and PW2.
BIT 2
WPW1: Register PW1 (Table 02h, Registers B0h–B3h). For security purposes these registers are
not readable.
0 = (default) Write access for PW2 only.
1 = Write access for PW1 and PW2.
BIT 1
WAUXAU: Auxiliary memory, Registers 00h–7Fh. All users can read this area.
0 = Write access for PW2 only.
1 = (default) Write access for user, PW1, and PW2.
BIT 0
WAUXBU: Auxiliary memory, Registers 80h–FFh. All users can read this area.
0 = Write access for PW2 only.
1 = (default) Write access for user, PW1, and PW2.
FACTORY DEFAULT
READ ACCESS
N/A
WRITE ACCESS
N/A
A2h AND B2h MEMORY
N/A
MEMORY TYPE
N/A
These registers are reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com