AMD-K6 datasheet(240/346 Pages) AMD

240 / 346 page

222

Test and Debug

Chapter 11

AMD-K6® Processor Data Sheet

20695H/0—March 1998

Preliminary Information

Interrupt 01h. The following events are considered debug traps

that ca use the processor to generate an Interrupt 01h

exception:

Enabled breakpoints for data and I/O cycles

Single Step Trap

Task Switch Trap

The following events are considered debug faults that cause

the processor to generate an Interrupt 01h exception:

Enabled breakpoints for instruction execution

BD bit in DR6 set to 1

Interrupt 03h. The INT 3 instruction is defined in the x86

architecture as a breakpoint instruction. This instruction

causes the processor to generate an Interrupt 03h exception.

This exception is a debug trap because the debugger is called

following the execution of the INT 3 instruction.

The INT 3 instruction is a one-byte instruction (opcode CCh)

typically used to insert a breakpoint in software by writing

CCh to the address of the first byte of the instruction to be

trapped (the target instruction). Following the trap, if the

target instruction is to be executed, the debugger must replace

the IN T 3 instruction with the first byte of the target

instruction.

AMD-K6 Datasheet(PDF) 240 Page - Advanced Micro Devices