Electronic Components Datasheet Search
  English  ▼

X  

AMD-K6 Datasheet(PDF) 260 Page - Advanced Micro Devices

Part # AMD-K6
Description  AMD-K6 Processor
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 260 Page - Advanced Micro Devices

Back Button AMD-K6 Datasheet HTML 256Page - Advanced Micro Devices AMD-K6 Datasheet HTML 257Page - Advanced Micro Devices AMD-K6 Datasheet HTML 258Page - Advanced Micro Devices AMD-K6 Datasheet HTML 259Page - Advanced Micro Devices AMD-K6 Datasheet HTML 260Page - Advanced Micro Devices AMD-K6 Datasheet HTML 261Page - Advanced Micro Devices AMD-K6 Datasheet HTML 262Page - Advanced Micro Devices AMD-K6 Datasheet HTML 263Page - Advanced Micro Devices AMD-K6 Datasheet HTML 264Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 260 / 346 page
background image
242
Signal Switching Characteristics
Chapter 16
AMD-K6® Processor Data Sheet
20695H/0—March 1998
Preliminary Information
16.2
Clock Switching Characteristics for 66-MHz Bus Operation
16.3
Clock Switching Characteristics for 60-MHz Bus Operation
Table 47. CLK Switching Characteristics for 66-MHz Bus Operation
Symbol
Parameter Description
Preliminary Data
Figure
Comments
Min
Max
Frequency
33.3 MHz
66.6 MHz
In Normal Mode
t1
CLK Period
15.0 ns
30.0 ns
82
In Normal Mode
t2
CLK High Time
4.0 ns
82
t3
CLK Low Time
4.0 ns
82
t4
CLK Fall Time
0.15 ns
1.5 ns
82
t5
CLK Rise Time
0.15 ns
1.5 ns
82
CLK Period Stability
± 250 ps
Note
Note:
Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 KHz.
Table 48. CLK Switching Characteristics for 60-MHz Bus Operation
Symbol
Parameter Description
Preliminary Data
Figure
Comments
Min
Max
Frequency
30 MHz
60 MHz
In Normal Mode
t1
CLK Period
16.67 ns
33.33 ns
82
In Normal Mode
t2
CLK High Time
4.0 ns
82
t3
CLK Low Time
4.0 ns
82
t4
CLK Fall Time
0.15 ns
1.5 ns
82
t5
CLK Rise Time
0.15 ns
1.5 ns
82
CLK Period Stability
± 250 ps
Note
Note:
Jitter frequency power spectrum peaking must occur at frequencies greater than (Frequency of CLK)/3 or less than 500 KHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com