Electronic Components Datasheet Search
  English  ▼

X  

AMD-K6 Datasheet(PDF) 176 Page - Advanced Micro Devices

Part # AMD-K6
Description  AMD-K6 Processor
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 176 Page - Advanced Micro Devices

Back Button AMD-K6 Datasheet HTML 172Page - Advanced Micro Devices AMD-K6 Datasheet HTML 173Page - Advanced Micro Devices AMD-K6 Datasheet HTML 174Page - Advanced Micro Devices AMD-K6 Datasheet HTML 175Page - Advanced Micro Devices AMD-K6 Datasheet HTML 176Page - Advanced Micro Devices AMD-K6 Datasheet HTML 177Page - Advanced Micro Devices AMD-K6 Datasheet HTML 178Page - Advanced Micro Devices AMD-K6 Datasheet HTML 179Page - Advanced Micro Devices AMD-K6 Datasheet HTML 180Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 346 page
background image
158
Bus Cycles
Chapter 6
AMD-K6® Processor Data Sheet
20695H/0—March 1998
Preliminary Information
6.6
Special Bus Cycles
The AMD-K6 processor drives special bus cycles that include
stop grant, flush acknowledge, cache writeback invalidation,
halt, cache invalidation, and shutdown cycles. During all
special cycles, D/C# = 0, M/IO# = 0, and W/R# = 1. BE[7:0]# and
A[31:3] are driven to differentiate among the special cycles, as
shown in Table 24. The system logic must return BRDY# in
response to all processor special cycles.
Basic Special Bus
Cycle
Figure 62 on page 159 shows a basic special bus cycle. The
processor drives D/C# = 0, M/IO# = 0, and W/R# = 1 off the same
clock edge that it asserts ADS#. In this example, BE[7:0]# = FBh
and A[31:3] = 0000_0000h, which indicates that the special
cycle is a halt special cycle (See Table 24). A halt special cycle is
generated after the processor executes the HLT instruction.
If the processor samples FLUSH# asserted, it writes back any
data cache lines that are in the modified state and invalidates
all lines in the instruction and data cache. The processor then
drives a flush acknowledge special cycle.
If the processor executes a WBINVD instruction, it drives a
wr iteback s pecial cy cle after the proces sor com plete s
invalidating and writing back the cache lines.
Table 24. Encodings For Special Bus Cycles
BE[7:0]#
A[4:3]*
Special Bus Cycle
Cause
FBh
10b
Stop Grant
STPCLK# sampled asserted
EFh
00b
Flush Acknowledge FLUSH# sampled asserted
F7h
00b
Writeback
WBINVD instruction
FBh
00b
Halt
HLT instruction
FDh
00b
Flush
INVD,WBINVD instruction
FEh
00b
Shutdown
Triple fault
Note:
*
A[31:5] = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com