Electronic Components Datasheet Search
  English  ▼

X  

AMD-K6 Datasheet(PDF) 172 Page - Advanced Micro Devices

Part # AMD-K6
Description  AMD-K6 Processor
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 172 Page - Advanced Micro Devices

Back Button AMD-K6 Datasheet HTML 168Page - Advanced Micro Devices AMD-K6 Datasheet HTML 169Page - Advanced Micro Devices AMD-K6 Datasheet HTML 170Page - Advanced Micro Devices AMD-K6 Datasheet HTML 171Page - Advanced Micro Devices AMD-K6 Datasheet HTML 172Page - Advanced Micro Devices AMD-K6 Datasheet HTML 173Page - Advanced Micro Devices AMD-K6 Datasheet HTML 174Page - Advanced Micro Devices AMD-K6 Datasheet HTML 175Page - Advanced Micro Devices AMD-K6 Datasheet HTML 176Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 346 page
background image
154
Bus Cycles
Chapter 6
AMD-K6® Processor Data Sheet
20695H/0—March 1998
Preliminary Information
Locked Operation
with BOFF#
Intervention
Figure 60 on page 155 shows BOFF# asserted within a locked
read-write pair of bus cycles. In this example, the processor
asserts LOCK# with ADS# to drive a locked memory read cycle
followed by a locked memory write cycle. During the locked
memory write cycle in this example, the processor samples
BOFF# asserted. The processor immediately aborts the locked
memory write cycle and floats all its bus-driving signals,
including LOCK#. The system logic or another bus master can
initiate an inquire cycle or drive a new bus cycle one clock edge
after the clock edge on which BOFF# is sampled asserted. If the
system logic drives a BOFF#-initiated inquire cycle and hits a
modified line, the processor performs a writeback cycle before
it restarts the locked cycle (the processor asserts LOCK# during
the writeback cycle).
In Figure 60, the processor immediately restarts the aborted
locked write cycle by driving the bus off the clock edge on
which BOFF# is sampled negated. The system logic must ensure
the processor results for interrupted and uninterrupted locked
cycles are consistent. That is, the system logic must guarantee
the memory accessed by the processor is not modified during
the time another bus master controls the bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com