28F128 datasheet(24/58 Pages) INTEL

24 / 58 page

28F128J3A, 28F640J3A, 28F320J3A

Preliminary

4.2.7

Primary-Vendor Specific Extended Query Table

Certain flash features and commands are optional. The Primary Vendor-Specific Extended Query

table specifies this and other similar information.

NOTE:

1. Future devices may not support the described “Legacy Lock/Unlock” function. Thus bit 3 would have a value

of “0.”

Table 12. Primary Vendor-Specific Extended Query

Offset(1)

P = 31h

Length

Description

(Optional Flash Features and Commands)

Add.

Hex

Code

Value

(P+0)h

Primary extended query table

31:

--50

“P”

(P+1)h

Unique ASCII string “PRI”

32:

--52

“R”

(P+2)h

33:

--49

“I”

(P+3)h

Major version number, ASCII

34:

--31

“1”

(P+4)h

Minor version number, ASCII

35:

--31

“1”

(P+5)h

(P+6)h

(P+7)h

(P+8)h

Optional feature and command support (1=yes, 0=no)

36:

--0A

bits 9–31 are reserved; undefined bits are “0.” If bit 31 is

37:

--00

“1” then another 31 bit field of optional features follows at

38:

--00

the end of the bit-30 field.

39:

--00

bit 0 Chip erase supported

bit 0 = 0

bit 1 Suspend erase supported

bit 1 = 1

Yes

bit 2 Suspend program supported

bit 2 = 1

Yes

bit 3 Legacy lock/unlock supported

bit 3 = 1(1)

Yes(1)

bit 4 Queued erase supported

bit 4 = 0

bit 5 Instant Individual block locking supported

bit 5 = 0

bit 6 Protection bits supported

bit 6 = 1

Yes

bit 7 Page-mode read supported

bit 7 = 1

Yes

bit 8 Synchronous read supported

bit 8 = 0

(P+9)h

Supported functions after suspend: read Array, Status,

Query

Other supported operations are:

bits 1–7 reserved; undefined bits are “0”

3A:

--01

bit 0 Program supported after erase suspend

bit 0 = 1

Yes

(P+A)h

(P+B)h

Block status register mask

3B:

--01

bits 2–15 are Reserved; undefined bits are “0”

3C:

--00

bit 0 Block Lock-Bit Status register active

bit 0 = 1

Yes

bit 1 Block Lock-Down Bit Status active

bit 1 = 0

(P+C)h

VCC logic supply highest performance program/erase

voltage

bits 0–3 BCD value in 100 mV

bits 4–7 BCD value in volts

3D:

--33

3.3 V

(P+D)h

VPP optimum program/erase supply voltage

bits 0–3 BCD value in 100 mV

bits 4–7 HEX value in volts

3E:

--00

0.0 V

28F128 Datasheet(PDF) 24 Page - Intel Corporation

28F128 Datasheet(HTML) 24 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL