Electronic Components Datasheet Search
  English  ▼

X  

28F128 Datasheet(PDF) 49 Page - Intel Corporation

Part # 28F128
Description  3 Volt Intel StrataFlash Memory
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

28F128 Datasheet(HTML) 49 Page - Intel Corporation

Back Button 28F128 Datasheet HTML 45Page - Intel Corporation 28F128 Datasheet HTML 46Page - Intel Corporation 28F128 Datasheet HTML 47Page - Intel Corporation 28F128 Datasheet HTML 48Page - Intel Corporation 28F128 Datasheet HTML 49Page - Intel Corporation 28F128 Datasheet HTML 50Page - Intel Corporation 28F128 Datasheet HTML 51Page - Intel Corporation 28F128 Datasheet HTML 52Page - Intel Corporation 28F128 Datasheet HTML 53Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 58 page
background image
28F128J3A, 28F640J3A, 28F320J3A
Preliminary
43
DC Characteristics, Continued
NOTES:
1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (packages
and speeds). Contact Intel’s Application Support Hotline or your local sales office for information about typical
specifications.
2. Includes STS.
3. CMOS inputs are either VCC ± 0.2 V or GND ± 0.2 V. TTL inputs are either VIL or VIH.
4. Current values are specified over the temperature range (0 °C to 70 °C) and may increase slightly at –25 °C.
5. Sampled, not 100% tested.
6. ICCWS and ICCES are specified with the device de-selected. If the device is read or written while in erase
suspend mode, the device’s current draw is ICCR or ICCW.
7. Block erases, programming, and lock-bit configurations are inhibited when VPEN ≤ VPENLK, and not
guaranteed in the range between VPENLK (max) and VPENH (min), and above VPENH (max).
8. Typically, VPEN is connected to VCC (2.7 V–3.6 V).
9. Block erases, programming, and lock-bit configurations are inhibited when VCC < VLKO, and not guaranteed
in the range between VLKO (min) and VCC (min), and above VCC (max).
NOTE: AC test inputs are driven at VCCQ for a Logic "1" and 0.0 V for a Logic "0." Input timing begins, and
output timing ends, at VCCQ/2 V (50% of VCCQ). Input rise and fall times (10% to 90%) < 5 ns.
Symbol
Parameter
Notes
Min
Max
Unit
Test Conditions
VIL
Input Low Voltage
5
–0.5
0.8
V
VIH
Input High Voltage
5
2.0
VCCQ + 0.5
V
VOL
Output Low Voltage
2,5
0.4
V
VCCQ = VCCQ2/3 Min
IOL = 2 mA
0.2
V
VCCQ = VCCQ2/3 Min
IOL = 100 µA
VOH
Output High Voltage
2,5
0.85
×
VCCQ
V
VCCQ = VCCQ Min
IOH = –2.5 mA
VCCQ – 0.2
V
VCCQ = VCCQ Min
IOH = –100 µA
VPENLK
VPEN Lockout during Program,
Erase and Lock-Bit Operations
5,7,8
2.0
V
VPENH
VPEN during Block Erase,
Program, or Lock-Bit Operations
7,8
2.7
3.6
V
VLKO
VCC Lockout Voltage
9
2.0
V
Figure 15. Transient Input/Output Reference Waveform for VCCQ = 3.0 V–3.6 V or
VCCQ = 2.7 V–3.6 V
Output
Test Points
Input
V
CCQ/2
V
CCQ
0.0
V
CCQ/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com