28F128 datasheet(25/58 Pages) INTEL

25 / 58 page

28F128J3A, 28F640J3A, 28F320J3A

Preliminary

NOTE:

1. The variable P is a pointer which is defined at CFI offset 15h.

NOTE:

1. The variable P is a pointer which is defined at CFI offset 15h.

4.3

Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following

the command write, read cycles from addresses shown in Figure 5 on page 10 retrieve the

manufacturer, device and block lock configuration codes (see Table 15 for identifier code values).

Page-mode reads are not supported in this read mode. To terminate the operation, write another

valid command. Like the Read Array command, the Read Identifier Codes command functions

independently of the VPEN voltage. This command is valid only when the WSM is off or the device

is suspended. Following the Read Identifier Codes command, the following information can be

read:

Table 13. Protection Register Information

Offset(1)

P = 31h

Length

Description

(Optional Flash Features and Commands)

Add.

Hex

Code

Value

(P+E)h

Number of Protection register fields in JEDEC ID space.

“00h,” indicates that 256 protection bytes are available

3F:

--01

(P+F)h

(P+10)h

(P+11)h

(P+12)h

Protection Field 1: Protection Description

This field describes user-available One Time Programmable

(OTP) protection register bytes. Some are pre-programmed

with device-unique serial numbers. Others are user-

programmable. Bits 0-15 point to the protection register lock

byte, the section’s first byte. The following bytes are factory

pre-programmed and user-programmable.

bits 0-7 = Lock/bytes JEDEC-plane physical low address

bits 8-15 = Lock/bytes JEDEC-plane physical high address

bits 16-23 = “n” such that 2n = factory pre-programmed bytes

bits 24-31 = “n” such that 2n = user-programmable bytes

40:

--00

00h

Table 14. Burst Read Information

Offset(1)

P = 31h

Length

Description

(Optional Flash Features and Commands)

Add.

Hex

Code

Value

(P+13)h

Page Mode Read capability

bits 0–7 = “n” such that 2n HEX value represents the number

of read-page bytes. See offset 28h for device word width to

determine page-mode data output width. 00h indicates no

read page buffer.

44:

--03

8 byte

(P+14)h

Number of synchronous mode read configuration fields that

follow. 00h indicates no burst capability.

45:

--00

(P+15)h

Reserved for future use

46:

28F128 Datasheet(PDF) 25 Page - Intel Corporation

28F128 Datasheet(HTML) 25 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL