28F128 datasheet(42/58 Pages) INTEL

42 / 58 page

28F128J3A, 28F640J3A, 28F320J3A

Preliminary

0606_12b

Figure 13. Clear Lock-Bit Flowchart

Start

Write 60H

Write D0H

Read Status Register

SR.7 =

Full Status

Check if Desired

Clear Block Lock-Bits

Complete

FULL STATUS CHECK PROCEDURE

Bus

Operation

Write

Standby

Write FFH after the clear lock-bits operation to place device in read

array mode.

Bus

Operation

Standby

SR.5, SR.4, and SR.3 are only cleared by the Clear Status Register

command.

If an error is detected, clear the status register before attempting retry

or other error recovery.

Command

Clear Block

Lock-Bits Setup

Clear Block or

Lock-Bits Confirm

Comments

Data = 60H

Addr = X

Data = D0H

Addr = X

Check SR.7

1 = WSM Ready

0 = WSM Busy

Command

Comments

Check SR.3

1 = Programming Voltage Error

Detect

Read Status Register

Data (See Above)

Voltage Range Error

SR.3 =

Command Sequence

Error

SR.4,5 =

Clear Block Lock-Bits

Error

SR.5 =

Read

Status Register Data

Standby

Check SR.4, 5

Both 1 = Command Sequence

Error

Standby

Check SR.5

1 = Clear Block Lock-Bits Error

Clear Block Lock-Bits

Successful

28F128 Datasheet(PDF) 42 Page - Intel Corporation

28F128 Datasheet(HTML) 42 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL