82375EB datasheet(32/131 Pages) INTEL

32 / 131 page

82375EBSB

316 MLTMASTER LATENCY TIMER REGISTER

Address Offset

0Dh

Default Value

00h

Attribute

ReadWrite

Size

8 bits

This 8-bit register contains the programmable value of the Master Latency Timer for use when the PCEB is a

master on the PCI Bus The granularity of the timer is 8 PCI clocks Thus bits 20 are not used and always

read as 0s

Bit

Description

Count Value

This 5-bit field contains the count value of the Master Latency Timer with a granularity

of 8 PCI clocks For example value 00101b provides a time-out period of 5x8e40 PCI clocks

Maximum count value is 11111b which corresponds to 248 PCI clocks

Reserved

317 PCICONPCI CONTROL REGISTER

Address Offset

40h

Default Value

20h

Attribute

ReadWrite

Size

8 bits

This 8-bit register enablesdisables the PCEB’s data buffers defines the subtractive decoding sample point

and enablesdisables response to the PCI interrupt acknowledge cycle

NOTE

The Line Buffers are typically enabled or disabled during system initialization These buffers should

not be dynamically enableddisabled during runtime Otherwise data coherency can be affected if a

buffer containing valid write data is disabled and then later re-enabled

Bit

Description

Reserved

EISA-To-PCI Line Buffer Enable (ELBE)

When ELBEe0 the EISA-to-PCI Line Buffers are disabled

and when ELBEe1 the EISA-to-PCI Line Buffers are enabled After PCIRST

the Line Buffers are

disabled (ELBEe0) Note that when ELBE is set to 1 the line buffers are utilized for transfers to or

from the regions defined by the REG 41 bits in the EPMRA register (offset 5Ch)

Interrupt Acknowledge Enable (IAE)

When IAEe0 the PCEB decodes PCI interrupt acknowledge

cycles in a semi-subtractive manner When there is data posted in the Line Buffers the PCEB

intervenes in the PCI interrupt acknowledge cycle by generating a retry The PCEB also initiates a

buffer flush operation and will keep generating retries until the buffers are flushed The PCEB then

subtractively decodes the PCI interrupt acknowledge cycle in order to allow an external PCI-based

interrupt controller to respond with the vector If no external PCI-based interrupt controller has

responded to the PCI Interrupt Acknowledge cycle at the DEVSEL

sampling point the cycle is

handled by the PCEB in a subtractive decode manner

When IAEe1 the PCEB positively decodes the interrupt acknowledge cycles and responds to the

cycles in the normal fashion (ie uses the PEREQ

INTA

signal to fetch the vector from the ESC

after the internal buffers are flushed)

82375EB Datasheet(PDF) 32 Page - Intel Corporation

82375EB Datasheet(HTML) 32 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL