Electronic Components Datasheet Search
  English  ▼

X  

82375EB Datasheet(PDF) 42 Page - Intel Corporation

Part # 82375EB
Description  PCI-EISA BRIDGE (PCEB)
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82375EB Datasheet(HTML) 42 Page - Intel Corporation

Back Button 82375EB Datasheet HTML 38Page - Intel Corporation 82375EB Datasheet HTML 39Page - Intel Corporation 82375EB Datasheet HTML 40Page - Intel Corporation 82375EB Datasheet HTML 41Page - Intel Corporation 82375EB Datasheet HTML 42Page - Intel Corporation 82375EB Datasheet HTML 43Page - Intel Corporation 82375EB Datasheet HTML 44Page - Intel Corporation 82375EB Datasheet HTML 45Page - Intel Corporation 82375EB Datasheet HTML 46Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 131 page
background image
82375EBSB
Bit
Description
7
0EC000 – 0EFFFFh BIOS Extension WE
1eEnable 0eDisable
6
0EC000 – 0EFFFFh BIOS Extension RE
1eEnable 0eDisable
5
0E8000 – 0EBFFFh BIOS Extension WE
1eEnable 0eDisable
4
0E8000 – 0EBFFFh BIOS Extension RE
1eEnable 0eDisable
3
0E4000 – 0E7FFFh BIOS Extension WE
1eEnable 0eDisable
2
0E4000 – 0E7FFFh BIOS Extension RE
1eEnable 0eDisable
1
0E0000 – 0E3FFFh BIOS Extension WE
1eEnable 0eDisable
0
0E0000 – 0E3FFFh BIOS Extension RE
1eEnable 0eDisable
3120 PDCONPCI DECODE CONTROL REGISTER
Address Offset
58h
Default Value
00h
Attribute
ReadWrite
Size
8 bits
This register enablesdisables positive decode of PCI accesses to the IDE and 8259 locations residing in the
expansion bus subsystem For the 82374SB this register controls the mode of address decode (subtractive or
negative) for memory cycles on the PCI Bus
Subtractive decoding
PCI memory cycles that are not claimed on the PCI Bus (ie DEVSEL
inactive) are forwarded to the EISA
Bus This is the default on power up
Negative decoding (82374SB Only)
PCI memory cycles that are not mapped to one of the regions defined by A B or C below are immediately
forwarded to the EISA Bus (ie without waiting for DEVSEL
time-out) PCI memory cycles that are decoded
to one of the four programmable PCI memory regions but are not claimed (DEVSEL
negated) are forwarded
to the EISA Bus by subtractive decode
A Main memory locations defined by the MEMCS
mapping (MCSCON MCSBOH MCSTOH MCSTOM
MAR1 MAR2 and MAR3 Registers)
B The enabled Video Frame Buffer region 0A0000 – 0BFFFFh (as indicated by bit 2 of the EADC1 Register)
C The four programmable PCI memory regions (defined by the MEMREGN 41 registers)
NOTE
If there are devices on the PCI that are not mapped into any of the regions defined by A B or C
then negative decoding can not be used
42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com