Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 188 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 188 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 184Page - Infineon Technologies AG PEB2256HT Datasheet HTML 185Page - Infineon Technologies AG PEB2256HT Datasheet HTML 186Page - Infineon Technologies AG PEB2256HT Datasheet HTML 187Page - Infineon Technologies AG PEB2256HT Datasheet HTML 188Page - Infineon Technologies AG PEB2256HT Datasheet HTML 189Page - Infineon Technologies AG PEB2256HT Datasheet HTML 190Page - Infineon Technologies AG PEB2256HT Datasheet HTML 191Page - Infineon Technologies AG PEB2256HT Datasheet HTML 192Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 490 page
background image
FALC56 V1.2
PEB 2256
Operational Description E1
Data Sheet
188
2002-08-27
6
Operational Description E1
6.1
Operational Overview E1
The FALC56 can be operated in two modes, which are either E1 mode or T1/J1 mode.
The device is programmable via a microprocessor interface which enables byte or word
access to all control and status registers.
After reset the FALC56 must be initialized first. General guidelines for initialization are
described in Chapter 6.3.
The status registers are read-only and are updated continuously. Normally, the
processor reads the status registers periodically to analyze the alarm status and
signaling data.
6.2
Device Reset E1
The FALC56 is forced to the reset state if a low signal is input on pin RES for a minimum
period of 10 µs. During reset the FALC56 needs an active clock on pin MCLK. All output
stages are in a high-impedance state, all internal flip-flops are reset and most of the
control registers are initialized with default values.
SIgnals (for example RL1/2 receive line) should not be applied before the device is
powered up.
After reset the device is initialized to E1 operation.
6.3
Device Initialization in E1 Mode
After reset, the FALC56 is initialized for doubleframe format with register values listed in
the following table.
Table 46
Initial Values after Reset (E1)
Register
Reset Value
Meaning
FMR0
00
H
NRZ Coding, no alarm simulation.
FMR1
FMR2
00
H
E1-doubleframe format, 2 Mbit/s system data rate, no AIS
transmission to remote end or system interface, payload
loop off.
SIC1
SIC2,
SIC3
00
H
00
H
00
H
8.192 MHz system clocking rate, receive buffer 2 frames,
transmit buffer bypass, data sampled or transmitted on the
falling edge of SCLKR/X, automatic freeze signaling, data
is active in the first channel phase



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com