Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 189 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 189 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 185Page - Infineon Technologies AG PEB2256HT Datasheet HTML 186Page - Infineon Technologies AG PEB2256HT Datasheet HTML 187Page - Infineon Technologies AG PEB2256HT Datasheet HTML 188Page - Infineon Technologies AG PEB2256HT Datasheet HTML 189Page - Infineon Technologies AG PEB2256HT Datasheet HTML 190Page - Infineon Technologies AG PEB2256HT Datasheet HTML 191Page - Infineon Technologies AG PEB2256HT Datasheet HTML 192Page - Infineon Technologies AG PEB2256HT Datasheet HTML 193Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 490 page
background image
FALC56 V1.2
PEB 2256
Operational Description E1
Data Sheet
189
2002-08-27
LOOP
XSW
XSP
TSWM
00
H
00
H
00
H
00
H
Channel loop-back and single frame mode are disabled.
All bits of the transmitted service word are cleared. Spare
bit values are cleared.
No transparent mode active.
XC0
XC1
00
H
9C
H
The transmit clock offset is cleared.
The transmit time slot offset is cleared.
RC0
RC1
00
H
9C
H
The receive clock slot offset is cleared.
The receive time slot offset is cleared.
IDLE
ICB(4:1)
00
H
00
H
Idle channel code is cleared.
Normal operation (no “Idle Channel” selected).
LIM0
LIM1
PCD
PCR
00
H
00
H
00
H
00
H
Slave Mode, local loop off
Analog interface selected, remote loop off
Pulse count for LOS detection cleared
Pulse count for LOS recovery cleared
XPM(2:0)
40
H, 03H, 7BH
Transmit pulse mask (transmitter in tristate mode)
IMR(5:0)
FF
H
All interrupts are disabled
RTR(4:1)
TTR(4:1)
TSS2
TSS3
all 00
H
all 00
H
00
H
00
H
No time slots selected
GCR
00
H
Internal second timer, power on
CMR1
00
H
RCLK output: DPLL clock, DCO-X enabled, DCO-X
internal reference clock
CMR2
00
H
SCLKR selected, SCLKX selected, receive
synchronization pulse sourced by SYPR, transmit
synchronization pulse sourced by SYPX
PC(4:1)
00
H, 00H
00
H, 00H
Input function of ports RP(A to D): SYPR,
Input function of ports XP(A to D): SYPX
PC5
PC6
00
H
00
H
SCLKR, SCLKX, RCLK configured to inputs,
XMFS active low, CLK1 and CLK2 pin configuration
MODE
MODE2
MODE3
00
H
00
H
00
H
Signaling controller disabled
Table 46
Initial Values after Reset (E1) (cont’d)
Register
Reset Value
Meaning



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com