Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 200 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 200 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 196Page - Infineon Technologies AG PEB2256HT Datasheet HTML 197Page - Infineon Technologies AG PEB2256HT Datasheet HTML 198Page - Infineon Technologies AG PEB2256HT Datasheet HTML 199Page - Infineon Technologies AG PEB2256HT Datasheet HTML 200Page - Infineon Technologies AG PEB2256HT Datasheet HTML 201Page - Infineon Technologies AG PEB2256HT Datasheet HTML 202Page - Infineon Technologies AG PEB2256HT Datasheet HTML 203Page - Infineon Technologies AG PEB2256HT Datasheet HTML 204Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 490 page
background image
FALC56 V1.2
PEB 2256
Operational Description T1/J1
Data Sheet
200
2002-08-27
Note: After the device initialization a software reset should be executed by setting of bits
CMDR.XRES/RRES.
Table 56
HDLC Controller Initialization (T1/J1)
MODE = 88
H
MODE2= 88
H
MODE3= 88
H
HDLC channel 1 receiver active, no address comparison.
HDLC channel 2 receiver active, no address comparison.
HDLC channel 2 receiver active, no address comparison.
CCR1 = 18
H
CCR3= 08
H
CCR4= 08
H
Enable signaling via TS(24:1), interframe time fill with continuous
flags (channel 1).
Interframe time fill with continuous flags (channel 2).
Interframe time fill with continuous flags (channel 3).
IMR0.RME = 0
IMR0.RPF = 0
IMR1.XPR = 0
IMR4.RME2=0
IMR4.RPF2=0
IMR5.XPR2=0
IMR5.RME3=0
IMR5.RPF3=0
IMR5.XPR3=0
Unmask interrupts for HDLC processor requests.
RTR4.0 = 1
TTR4.0 = 1
TSEO = 00
H
TSBS1 = FF
H
TSBS2= FF
H
TSBS3= FF
H
TSS2= 01
H
TSS3= 02
H
Select time slot 24 for HDLC data reception and transmission.
Even and odd frames are used for HDLC reception and
transmission.
Select all bits of selected time slot (channel 1).
Select all bits of selected time slot (channel 2).
Select all bits of selected time slot (channel 3).
Select time slot 1 for HDLC channel 2.
Select time slot 2 for HDLC channel 3.
Table 57
Initialization of the CAS-BR Controller (T1/J1)
FMR5.EIBR = 1
Enable CAS-BR Mode
Send CAS-BR information stored in XS(12:1)
IMR1.CASE = 0
IMR0.RSC = 0
Enable interrupts which indicate the access to the XS(12:1) CAS-
BR registers and any data change in RS(12:1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com