Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 229 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 229 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 225Page - Infineon Technologies AG PEB2256HT Datasheet HTML 226Page - Infineon Technologies AG PEB2256HT Datasheet HTML 227Page - Infineon Technologies AG PEB2256HT Datasheet HTML 228Page - Infineon Technologies AG PEB2256HT Datasheet HTML 229Page - Infineon Technologies AG PEB2256HT Datasheet HTML 230Page - Infineon Technologies AG PEB2256HT Datasheet HTML 231Page - Infineon Technologies AG PEB2256HT Datasheet HTML 232Page - Infineon Technologies AG PEB2256HT Datasheet HTML 233Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
229
2002-08-27
0 =
The AIS alarm is detected according to ETS300233.
Detection: An AIS alarm is detected if the incoming data stream
contains less than 3 zeros within a period of 512 bits and a loss
of frame alignment is indicated.
Recovery: The alarm is cleared if 3 or more zeros within 512
bits are detected or the FAS word is found.
1 =
The AIS alarm is detected according to ITU-T G.775
Detection: An AIS alarm is detected if the incoming data stream
contains less than 3 zeros in each doubleframe period of two
consecutive doubleframe periods (1024 bits).
Recovery: The alarm is cleared if 3 or more zeros are detected
within two consecutive doubleframe periods.
FRS
Force Resynchronization
A transition from low to high initiates a resynchronization procedure
of the pulse frame and the CRC-multiframe (if enabled by bit
FMR2.RFS1) starting directly after the old framing candidate.
SIM
Alarm Simulation
0 =
Normal operation.
1 =
Initiates internal error simulation of AIS, loss-of-signal, loss of
synchronization, remote alarm, slip, framing errors, CRC
errors, and code violations. The error counters FEC, CVC,
CEC1 are incremented.
SIM has to be held stable at high or low level for at least one receive
clock period before changing it again.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com