Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 232 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 232 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 228Page - Infineon Technologies AG PEB2256HT Datasheet HTML 229Page - Infineon Technologies AG PEB2256HT Datasheet HTML 230Page - Infineon Technologies AG PEB2256HT Datasheet HTML 231Page - Infineon Technologies AG PEB2256HT Datasheet HTML 232Page - Infineon Technologies AG PEB2256HT Datasheet HTML 233Page - Infineon Technologies AG PEB2256HT Datasheet HTML 234Page - Infineon Technologies AG PEB2256HT Datasheet HTML 235Page - Infineon Technologies AG PEB2256HT Datasheet HTML 236Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 232 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
232
2002-08-27
Framer Mode Register 2 (Read/Write)
Value after reset: 00
H
RFS(1:0)
Receive Framing Select
00 = Doubleframe format
01 = Doubleframe format
10 = CRC4 Multiframe format
11 = CRC4 Multiframe format with modified CRC4 Multiframe
alignment algorithm (Interworking according to ITU-T G.706
Annex B). Setting of FMR3.EXTIW changes the reaction after
the 400 ms time-out.
RTM
Receive Transparent Mode
Setting this bit disconnects control of the internal elastic store from the
receiver. The elastic store is now in a “free running” mode without any
possibility to actualize the time slot assignment to a new frame
position in case of resynchronization of the receiver. This function can
be used together with the “disable AIS to system interface” feature
(FMR2.DAIS) to realize undisturbed transparent reception.
This bit should be enabled in case of unframed data reception mode.
DAIS
Disable AIS to System Interface
0 =
AIS is automatically inserted into the data stream to RDO if
FALC56 is in asynchronous state.
1 =
Automatic AIS insertion is disabled. Furthermore, AIS insertion
can be initiated by programming bit FMR2.SAIS.
SAIS
Send AIS Towards System Interface
Sends AIS on output RDO towards system interface. This function is
not influenced by bit FMR2.DAIS.
PLB
Payload Loop-Back
0 =
Normal operation. Payload loop is disabled.
1 =
The payload loop-back loops the data stream from the receiver
section back to transmitter section. Looped data is output on
pin RDO. Data received on port XDI, XSIG, SYPX and XMFS is
ignored. With XSP.TT0 = 1 time slot 0 is also looped back. If
XSP.TT0 = 0 time slot 0 is generated internally. AIS is sent
70
FMR2
RFS1
RFS0
RTM
DAIS
SAIS
PLB
AXRA
ALMF
(1E)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com