Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 230 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 230 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 226Page - Infineon Technologies AG PEB2256HT Datasheet HTML 227Page - Infineon Technologies AG PEB2256HT Datasheet HTML 228Page - Infineon Technologies AG PEB2256HT Datasheet HTML 229Page - Infineon Technologies AG PEB2256HT Datasheet HTML 230Page - Infineon Technologies AG PEB2256HT Datasheet HTML 231Page - Infineon Technologies AG PEB2256HT Datasheet HTML 232Page - Infineon Technologies AG PEB2256HT Datasheet HTML 233Page - Infineon Technologies AG PEB2256HT Datasheet HTML 234Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 230 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
230
2002-08-27
Framer Mode Register 1 (Read/Write)
Value after reset: 00
H
MFCS
Multiframe Force Resynchronization
Only
valid
if
CRC
multiframe
format
is
selected
(FMR2.RFS(1:0) = 10).
A transition from low to high initiates the resynchronization procedure
for CRC-multiframe alignment without influencing doubleframe
synchronous state. In case, “Automatic Force Resynchronization”
(FMR1.AFR) is enabled and multiframe alignment cannot be
regained, a new search of doubleframe (and CRC multiframe) is
automatically initiated.
AFR
Automatic Force Resynchronization
Only
valid
if
CRC
multiframe
format
is
selected
(FMR2.RFS(1:0) = 10).
If this bit is set, a search of doubleframe alignment is automatically
initiated if two multiframe patterns with a distance of n
× 2ms have
not been found within a time interval of 8 ms after doubleframe
alignment has been regained or command FMR1.MFCS has been
issued.
ENSA
Enable Sa-Bit Access through Register XSA4-8
Only applicable if FMR1.XFS is set.
0 =
Normal operation. The S
a-bit information is taken from bits
XSW.XY(4:0) and written to bits RSW.RY(4:0).
1=
S
a-bit register access. The Sa-bit information is taken from the
registers XSA(8:4). In addition, the received information is
written to registers RSA(8:4). Transmitting of the contents of
registers XSA(8:4) is disabled if one of time slot 0 transparent
modes is enabled (XSP.TT0 or TSWM.SA(8:4)).
PMOD
PCM Mode
For E1 application this bit must be set low. Switching from E1 to T1 or
vice versa the device needs up to 20
µs to settle up to the internal
clocking.
0 =
PCM 30 or E1 mode.
70
FMR1
MFCS
AFR
ENSA
PMOD
XFS
ECM
SSD0
XAIS
(1D)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com