Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 235 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 235 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 231Page - Infineon Technologies AG PEB2256HT Datasheet HTML 232Page - Infineon Technologies AG PEB2256HT Datasheet HTML 233Page - Infineon Technologies AG PEB2256HT Datasheet HTML 234Page - Infineon Technologies AG PEB2256HT Datasheet HTML 235Page - Infineon Technologies AG PEB2256HT Datasheet HTML 236Page - Infineon Technologies AG PEB2256HT Datasheet HTML 237Page - Infineon Technologies AG PEB2256HT Datasheet HTML 238Page - Infineon Technologies AG PEB2256HT Datasheet HTML 239Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 235 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
235
2002-08-27
Transmit Spare Bits (Read/Write)
Value after reset: 00
H
CASEN
Channel Associated Signaling Enable
0 =
Normal operation.
1 =
A one in this bit position causes the transmitter to send the CAS
information stored in the XS(16:1) registers or serial CAS data
in the corresponding time slots.
TT0
Time slot 0 Transparent Mode
0 =
Normal operation.
1 =
All information for time slot 0 on port XDI is inserted in the
outgoing pulseframe. All internal information of the FALC56
(framing, CRC, S
a/Si-bit signaling, remote alarm) is ignored.
This function is mainly useful for system test applications (test
loops). Priority sequence of transparent modes: XSP.TTO >
TSWM.
EBP
E-Bit Polarity
0 =
In the basic- and multiframe asynchronous state the E-bit is
cleared.
1 =
In the basic- and multiframe asynchronous state the E-bit is set.
If automatic transmission of submultiframe status is enabled by
setting bit XSP.AXS and the receiver has lost synchronization,
the E-bit with the programmed polarity is inserted automatically
in S
i-bit position of every outgoing CRC multiframe (under the
condition that time slot 0 transparent mode and transparent S
i
bit in service word are both disabled).
AXS
Automatic Transmission of Submultiframe Status
Only applicable to CRC multiframe.
0 =
Normal operation.
1 =
Information of submultiframe status bits RSP.SI1 and RSP.SI2
are inserted automatically in S
i -bit positions of the outgoing
CRC multiframe (RSP.SI1
→ S
i -bit of frame 13; RSP.SI2 →
S
i-bit of frame 15). Contents of XSP.XS13 and XSP.XS15 is
70
XSP
CASEN
TT0
EBP
AXS
XSIF
XS13
XS15
(21)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com