| Electronic Components Datasheet Search |
|
PEB2256HT Datasheet(PDF) 240 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEB2256HT Datasheet(HTML) 240 Page - Infineon Technologies AG |
|
240 / 490 page ![]() FALC56 V1.2 PEB 2256 E1 Registers Data Sheet 240 2002-08-27 Delay time T = time between beginning of time slot 0 at RDO and the initial edge of SCLKR after SYPR goes active. See page 106 for further description. Receive Frame Marker Offset (PC(4:1).RPC(2:0) = 001 B) Offset programming of the receive frame marker which is output on multifunction port RFM. The receive frame marker can be activated during any bit position of the entire frame and depends on the selected system clock rate. Calculation of the value X of the receive offset register RC(1:0) depends on the bit position which should be marked at marker position MP: 0 ≤ MP ≤ 2045:X = MP + 2 2046 ≤ MP ≤ 2047: X = MP - 2046 e.g: 2.048 MHz: MP = 0 to 255; up to 16.384 MHz: MP = 0 to 2047 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |