| Electronic Components Datasheet Search |
|
PEB2256HT Datasheet(PDF) 279 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEB2256HT Datasheet(HTML) 279 Page - Infineon Technologies AG |
|
279 / 490 page ![]() FALC56 V1.2 PEB 2256 E1 Registers Data Sheet 279 2002-08-27 Global Clock Mode Register 5 (Read/Write) Value after reset: 00 H MCLK_LOW Master Clock Range Low 0 = Master clock frequency divided by (PLL_M+1) is greater than or equal 1.5 MHz 1 = Master clock frequency divided by (PLL_M+1) is less than 1.5 MHz PLL_M(4:0) PLL Dividing Factor M For details see calculation formulas below. Note: Write operations to GCM5 initiate a PLL reset (see below). Global Clock Mode Register 6 (Read/Write) Value after reset: 00 H PLL_N(4:0) PLL Dividing Factor N For details see calculation formulas below. Note: Write operations to GCM6 initiate a PLL reset (see below). 70 GCM5 MCLK_ LOW PLL_M 4 PLL_M 3 PLL_M 2 PLL_M 1 PLL_M 0 (96) 70 GCM6 PLL_N 4 PLL_N 3 PLL_N 2 PLL_N 1 PLL_N 0 (97) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |