Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 280 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 280 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 276Page - Infineon Technologies AG PEB2256HT Datasheet HTML 277Page - Infineon Technologies AG PEB2256HT Datasheet HTML 278Page - Infineon Technologies AG PEB2256HT Datasheet HTML 279Page - Infineon Technologies AG PEB2256HT Datasheet HTML 280Page - Infineon Technologies AG PEB2256HT Datasheet HTML 281Page - Infineon Technologies AG PEB2256HT Datasheet HTML 282Page - Infineon Technologies AG PEB2256HT Datasheet HTML 283Page - Infineon Technologies AG PEB2256HT Datasheet HTML 284Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 280 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
280
2002-08-27
Flexible Clock Mode Settings
If flexible master clock mode is used (VFREQ_EN = 1), the according register settings
can be calculated as follows (a windows-based program for automatic calculation is
available, see Chapter 13.3 on page 481). For some of the standard frequencies see
the table below.
1. PLL_M and PLL_N must fulfill the equations:
a. 1.5 MHz
≤ f
MCLK / (PLL_M+1) ≤ 2.048 MHz
b. If (a.) is not possible, set MCLK_LOW and fulfill
1.02 MHz
≤ f
MCLK /(PLL_M+1) ≤ 1.5 MHz
c. 65 MHz
≤ f
MCLK × (2×PLL_N+2) / (PLL_M+1) ≤ 69.7 MHz
(as high as possible within this range)
2. Selection of dividing mode to best fulfill:
f
outE1 =( fMCLK × (2×PLL_N+2) / (PLL_M+1) ) / DIV_E1 (target E1: 16.384 MHz)
f
outT1 =( fMCLK × (2×PLL_N+2) / (PLL_M+1) ) / DIV_T1 (target T1: 12.352 MHz)
Though the target frequency might not be met directly, the dividing mode has to be
selected to reach a frequency, which is as near as possible to the target frequency.
3. Calculation of correction value (frequency mismatch correction)
PHD_E1 = 6
× 4096 × [DIV_E1 - (2×PLL_N+2)/(PLL_M+1) × (f
MCLK/16.384 MHz)]
PHD_T1 = 6
× 4096 × [DIV_T1 - (2×PLL_N+2)/(PLL_M+1) × (f
MCLK/12.352 MHz)]
The result of these equations will be in the range of -2048 to +2047. Negative values are
represented in 2s-complement format (e.g. -2000
D = 830H; +2000D =7D0H).
Table 60
Clock Mode Register Settings for E1 or T1/J1
f
MCLK [MHz]
GCM1
GCM2
GCM3
GCM4
GCM5
GCM6
1.544
F0H
51H
00H
80H
00H
15H
2.048
00
H
58
H
D2
H
C2
H
00
H
10
H
8.192
00
H
58
H
D2
H
C2
H
03
H
10
H
10.000
90
H
51
H
81
H
8F
H
04
H
10
H
12.352
F0H
51H
00H
80H
07H
15H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com