Electronic Components Datasheet Search
  English  ▼

X  

PEB2256HT Datasheet(PDF) 302 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 302 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 298Page - Infineon Technologies AG PEB2256HT Datasheet HTML 299Page - Infineon Technologies AG PEB2256HT Datasheet HTML 300Page - Infineon Technologies AG PEB2256HT Datasheet HTML 301Page - Infineon Technologies AG PEB2256HT Datasheet HTML 302Page - Infineon Technologies AG PEB2256HT Datasheet HTML 303Page - Infineon Technologies AG PEB2256HT Datasheet HTML 304Page - Infineon Technologies AG PEB2256HT Datasheet HTML 305Page - Infineon Technologies AG PEB2256HT Datasheet HTML 306Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 302 / 490 page
background image
FALC56 V1.2
PEB 2256
E1 Registers
Data Sheet
302
2002-08-27
CRC Error Counter 2 (Read)
CC(15:0)
CRC Error Counter (reported from TE through S
a6 -Bit)
Depending on bit LCR1.EPRM the error counter increment is
selected:
LCR1.EPRM = 0:
If doubleframe format is selected, CEC2H/L has no function. If CRC-
multiframe mode is enabled, CEC2H/L works as S
a6-bit
error
indication counter (16 bits) which counts the S
a6-bit sequence 0001
and 0011in every received CRC submultiframe.
Incrementing the counter is only possible in the multiframe
synchronous state FRS0.LMFA = 0.
S
a6-bit sequence: SA61, SA62, SA63, SA64 = 0001 or 0011 where
SA61 is received in frame 1 or 9 in every multiframe.
During alarm simulation, the counter is incremented once per
submultiframe up to its saturation.
Pseudo-Random Binary Sequence Error Counter
LCR1.EPRM = 1:
This 16-bit counter is incremented with every received PRBS bit error
in the PRBS synchronous state RSP.LLBAD = 1. The error counter
does not roll over.
During alarm simulation, the counter is incremented continuously with
every second received bit.
Clearing and updating the counter is done according to bit
FMR1.ECM.
If this bit is reset the error counter is permanently updated in the
buffer. For correct read access of the error counter bit DEC.DCEC2
has to be set. With the rising edge of this bit updating of the buffer is
stopped and the error counter is reset. Bit DEC.DCEC2 is reset
automatically with reading the error counter high byte.
70
CEC2L
CC7
CC0
(58)
70
CEC2H
CC15
CC8
(59)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com