AD9680 datasheet(4/97 Pages) AD

4 / 97 page

Product

Overview

Online

Documentation

Design

Resources

Discussion

Sample

& Buy

AD9680

Data Sheet

Rev. C | Page 4 of 97

GENERAL DESCRIPTION

The AD9680 is a dual, 14-bit, 1.25 GSPS/1 GSPS/820 MSPS/

500 MSPS analog-to-digital converter (ADC). The device has

an on-chip buffer and sample-and-hold circuit designed for low

power, small size, and ease of use. This device is designed for

sampling wide bandwidth analog signals of up to 2 GHz. The

AD9680 is optimized for wide input bandwidth, high sampling

rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined

architecture with integrated output error correction logic. Each

ADC features wide bandwidth inputs supporting a variety of

user-selectable input ranges. An integrated voltage reference

eases design considerations.

The analog input and clock signals are differential inputs. Each

ADC data output is internally connected to two digital down-

converters (DDCs). Each DDC consists of up to five cascaded

signal processing stages: a 12-bit frequency translator (NCO),

and four half-band decimation filters. The DDCs are bypassed

by default.

In addition to the DDC blocks, the AD9680 has several

functions that simplify the automatic gain control (AGC)

function in the communications receiver. The programmable

threshold detector allows monitoring of the incoming signal

power using the fast detect output bits of the ADC. If the input

signal level exceeds the programmable threshold, the fast detect

indicator goes high. Because this threshold indicator has low

latency, the user can quickly turn down the system gain to avoid

an overrange condition at the ADC input.

Users can configure the Subclass 1 JESD204B-based high speed

serialized output in a variety of one-, two-, or four-lane

configurations, depending on the DDC configuration and the

acceptable lane rate of the receiving logic device. Multiple device

synchronization is supported through the SYSREF± and

SYNCINB± input pins.

The AD9680 has flexible power-down options that allow

significant power savings when desired. All of these features can

be programmed using a 1.8 V to 3.3 V capable, 3-wire SPI.

The AD9680 is available in a Pb-free, 64-lead LFCSP and is

specified over the −40°C to +85°C industrial temperature range.

This product is protected by a U.S. patent.

AD9680 Datasheet(PDF) 4 Page - Analog Devices

AD9680 Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL