Electronic Components Datasheet Search
  English  ▼

X  

AD9680 Datasheet(PDF) 69 Page - Analog Devices

Part # AD9680
Description  Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V, Analog-to-Digital Converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9680 Datasheet(HTML) 69 Page - Analog Devices

Back Button AD9680 Datasheet HTML 65Page - Analog Devices AD9680 Datasheet HTML 66Page - Analog Devices AD9680 Datasheet HTML 67Page - Analog Devices AD9680 Datasheet HTML 68Page - Analog Devices AD9680 Datasheet HTML 69Page - Analog Devices AD9680 Datasheet HTML 70Page - Analog Devices AD9680 Datasheet HTML 71Page - Analog Devices AD9680 Datasheet HTML 72Page - Analog Devices AD9680 Datasheet HTML 73Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 97 page
background image
Product
Overview
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Data Sheet
AD9680
Rev. C | Page 69 of 97
JESD204B TX CONVERTER MAPPING
To support the different chip operating modes, the AD9680
design treats each sample stream (real or I/Q) as originating
from separate virtual converters. The I/Q samples are always
mapped in pairs with the I samples mapped to the first virtual
converter and the Q samples mapped to the second virtual
converter. With this transport layer mapping, the number of
virtual converters are the same whether
A single real converter is used along with a digital
downconverter block producing I/Q outputs, or
An analog downconversion is used with two real
converters producing I/Q outputs.
Figure 167 shows a block diagram of the two scenarios
described for I/Q transport layer mapping.
The JESD204B Tx block for AD9680 supports up to four DDC
blocks. Each DDC block outputs either two sample streams (I/Q)
for the complex data components (real + imaginary), or one
sample stream for real (I) data. The JESD204B interface can be
configured to use up to eight virtual converters depending on the
DDC configuration. Figure 168 shows the virtual converters and
their relationship to the DDC outputs when complex outputs
are used. Table 25 shows the virtual converter mapping for each
chip operating mode when channel swapping is disabled.
REAL
I
Q
I
CONVERTER 0
Q
CONVERTER 1
ADC
ADC
90°
PHASE
Σ
JESD204B
Tx
L LANES
I/Q ANALOG MIXING
M = 2
ADC
REAL
REAL
I
CONVERTER 0
Q
CONVERTER 1
JESD204B
Tx
L LANES
DIGITAL DOWNCONVERSION
M = 2
DIGITAL
DOWN
CONVERSION
Figure 167. I/Q Transport Layer Mapping
DDC 0
I
Q
I
Q
REAL/I
CONVERTER 0
Q
CONVERTER 1
REAL/I
REAL/Q
DDC 1
I
Q
I
Q
REAL/I
CONVERTER 2
Q
CONVERTER 3
REAL/I
REAL/Q
DDC 2
I
Q
I
Q
REAL/I
CONVERTER 4
Q
CONVERTER 5
REAL/I
REAL/Q
DDC 3
I
Q
I
Q
REAL/I
CONVERTER 6
Q
CONVERTER 7
REAL/I
REAL/Q
OUTPUT
INTERFACE
I/Q
CROSSBAR
MUX
ADC A
SAMPLING
AT
fS
REAL/I
ADC B
SAMPLING
AT
fS
REAL/Q
Figure 168. DDCs and Virtual Converter Mapping



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com