Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9680 Datasheet(PDF) 71 Page - Analog Devices

Part # AD9680
Description  Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V, Analog-to-Digital Converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9680 Datasheet(HTML) 71 Page - Analog Devices

Back Button AD9680 Datasheet HTML 67Page - Analog Devices AD9680 Datasheet HTML 68Page - Analog Devices AD9680 Datasheet HTML 69Page - Analog Devices AD9680 Datasheet HTML 70Page - Analog Devices AD9680 Datasheet HTML 71Page - Analog Devices AD9680 Datasheet HTML 72Page - Analog Devices AD9680 Datasheet HTML 73Page - Analog Devices AD9680 Datasheet HTML 74Page - Analog Devices AD9680 Datasheet HTML 75Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 97 page
background image
Product
Overview
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Data Sheet
AD9680
Rev. C | Page 71 of 97
CONFIGURING THE JESD204B LINK
The AD9680 has one JESD204B link. The device offers an easy
way to set up the JESD204B link through the JESD04B quick
configuration register (Register 0x570). The serial outputs
(SERDOUT0± to SERDOUT3±) are considered to be part of
one JESD204B link. The basic parameters that determine the
link setup are
•
Number of lanes per link (L)
•
Number of converters per link (M)
•
Number of octets per frame (F)
If the internal DDCs are used for on-chip digital processing, M
represents the number of virtual converters. The virtual converter
mapping setup is shown in Figure 168.
The maximum lane rate allowed by the JESD204B specification
is 12.5 Gbps. The lane line rate is related to the JESD204B
parameters using the following equation:
L
f
N
M
Rate
Line
Lane
OUT
×
×
×
=
8
10
'
where
Ratio
Decimation
f
f
CLOCK
ADC
OUT
_
=
The decimation ratio (DCM) is the parameter programmed in
Register 0x201.
The following steps can be used to configure the output:
1. Power down the link.
2. Select quick configuration options.
3. Configure detailed options.
4. Set output lane mapping (optional).
5. Set additional driver configuration options (optional).
6. Power up the link.
If the lane line rate calculated is less than 6.25 Gbps, select
the low line rate option by programming a value of 0x10 to
Register 0x56E.
Table 26 and Table 27 show the JESD204B output configurations
supported for both N΄ = 16 and N΄ = 8 for a given number of
virtual converters. Take care to ensure that the serial line rate
for a given configuration is within the supported range of
3.125 Gbps to 12.5 Gbps.
Table 26. JESD204B Output Configurations for N΄ = 16
Number of Virtual
Converters
Supported
(Same Value as M)
JESD204B Quick
Configuration
(0x570)
JESD204B Serial
Line Rate1
JESD204B Transport Layer Settings2
L
M
F
S
HD
N
N΄
CS
K3
1
0x01
20 × fOUT
1
1
2
1
0
8 to 16
16
0 to 3
Only valid K
values that
are divisible
by 4 are
supported
0x40
10 × fOUT
2
1
1
1
1
8 to 16
16
0 to 3
0x41
10 × fOUT
2
1
2
2
0
8 to 16
16
0 to 3
0x80
5 × fOUT
4
1
1
2
1
8 to 16
16
0 to 3
0x81
5 × fOUT
4
1
2
4
0
8 to 16
16
0 to 3
2
0x0A
40 × fOUT
1
2
4
1
0
8 to 16
16
0 to 3
0x49
20 × fOUT
2
2
2
1
0
8 to 16
16
0 to 3
0x88
10 × fOUT
4
2
1
1
1
8 to 16
16
0 to 3
0x89
10 × fOUT
4
2
2
2
0
8 to 16
16
0 to 3
4
0x13
80 × fOUT
1
4
8
1
0
8 to 16
16
0 to 3
0x52
40 × fOUT
2
4
4
1
0
8 to 16
16
0 to 3
0x91
20 × fOUT
4
4
2
1
0
8 to 16
16
0 to 3
8
0x1C
160 × fOUT
1
8
16
1
0
8 to 16
16
0 to 3
0x5B
80 × fOUT
2
8
8
1
0
8 to 16
16
0 to 3
0x9A
40 × fOUT
4
8
4
1
0
8 to 16
16
0 to 3
1
fOUT = output sample rate = ADC sample rate/chip decimation ratio. The JESD204B serial line rate must be ≥3125 Mbps and ≤12,500 Mbps; when the serial line rate is
≤12.5 Gbps and ≥ 6.25 Gbps, the low line rate mode must be disabled (set Bit 4 to 0x0 in 0x56E). When the serial line rate is <6.25 Gbps and ≥3.125 Gbps, the low line
rate mode must be enabled (set Bit 4 to 0x1 in 0x56E).
2
JESD204B transport layer descriptions are as described in the JESD204B Overview section.
3
For F = 1, K = 20, 24, 28, and 32. For F = 2, K = 12, 16, 20, 24, 28, and 32. For F = 4, K = 8, 12, 16, 20, 24, 28, and 32. For F = 8 and F = 16, K = 4, 8, 12, 16, 20, 24, 28, and 32.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com