 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9680 Datasheet(PDF) 90 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9680 Datasheet(HTML) 90 Page - Analog Devices |
|
|
90 / 97 page  Product Overview Online Documentation Design Resources Discussion Sample & Buy AD9680 Data Sheet Rev. C | Page 90 of 97 Reg Addr (Hex) Register Name Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) Default Notes 0x355 DDC2 frequency MSB X X X X DDC 2 NCO frequency value, Bits[11:8] twos complement 0x00 0x360 DDC 2 phase LSB DDC 2 NCO phase value, Bits[7:0] twos complement 0x00 0x361 DDC 2 phase MSB X X X X DDC 2 NCO phase value, Bits[11:8] twos complement 0x00 0x367 DDC 2 output test mode selection 0 0 0 0 0 Q output test mode enable 0 = disabled 1 = enabled from Ch B 0 I output test mode enable 0 = disabled 1 = enabled from Ch A 0x00 Refer to the DDC section 0x370 DDC 3 control Mixer select 0 = real mixer 1 = complex mixer Gain select 0 = 0 db gain 1 = 6 db gain IF mode 00 = variable IF mode (mixers and NCO enabled) 01 = 0 Hz IF mode(mixer bypassed, NCO disabled) 10 = fADC/4 Hz IF mode (fADC/4 downmixing mode) 11 = test mode (mixer inputs forced to +fS, NCO enabled) Complex to real enable 0 = disabled 1 = enabled 0 Decimation rate select (complex to real disabled) 11 = decimate by 2 00 = decimate by 4 01 = decimate by 8 10 = decimate by 16 (complex to real enabled) 11 = decimate by 1 00 = decimate by 2 01 = decimate by 4 10 = decimate by 8 0x00 0x371 DDC 3 input selection 0 0 0 0 0 Q input select 0 = Ch A 1 = Ch B 0 I input select 0 = Ch A 1 = Ch B 0x05 Refer to the DDC section 0x374 DDC 3 frequency LSB DDC 3 NCO frequency value, Bits[7:0] twos complement 0x00 0x375 DDC 3 frequency MSB X X X X DDC 3 NCO frequency value, Bits[11:8] twos complement 0x00 0x380 DDC3 phase LSB DDC 3 NCO phase value, Bits[7:0] twos complement 0x00 0x381 DDC 3 phase MSB X X X X DDC 3 NCO phase value, Bits[11:8] twos complement 0x00 0x387 DDC 3 output test mode selection 0 0 0 0 0 0 0 I output test mode enable 0 = disabled 1 = enabled from Ch A 0x00 Refer to the DDC section Digital Outputs and Test Modes 0x550 ADC test modes (local) User pattern selection 0 = conti- nuous repeat 1 = single pattern 0 Reset PN long gen 0 = long PN enable 1 = long PN reset Reset PN short gen 0 = short PN enable 1 = short PN reset Test mode selection 0000 = off, normal operation 0001 = midscale short 0010 = positive full scale 0011 = negative full scale 0100 = alternating checker board 0101 = PN sequence, long 0110 = PN sequence, short 0111 = 1/0 word toggle 1000 = the user pattern test mode (used with Register 0x0550, Bit 7 and User Pattern 1 to User Pattern 4 registers) 1111 = ramp output 0x00 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
