Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9680 Datasheet(PDF) 63 Page - Analog Devices

Part # AD9680
Description  Dual, 14-Bit, 1.25 GSPS, 1.2 V/2.5 V, Analog-to-Digital Converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9680 Datasheet(HTML) 63 Page - Analog Devices

Back Button AD9680 Datasheet HTML 59Page - Analog Devices AD9680 Datasheet HTML 60Page - Analog Devices AD9680 Datasheet HTML 61Page - Analog Devices AD9680 Datasheet HTML 62Page - Analog Devices AD9680 Datasheet HTML 63Page - Analog Devices AD9680 Datasheet HTML 64Page - Analog Devices AD9680 Datasheet HTML 65Page - Analog Devices AD9680 Datasheet HTML 66Page - Analog Devices AD9680 Datasheet HTML 67Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 97 page
background image
Product
Overview
Online
Documentation
Design
Resources
Discussion
Sample
& Buy
Data Sheet
AD9680
Rev. C | Page 63 of 97
Chip
Application
Layer
Chip
Decimation
Ratio
DDC
Input
Type
DDC
Output
Type
Bandwidth
per DDC1
No. of Virtual
Converters
Required
Register Settings2
Four DDCs
16
Real
Complex
4.81% × fS
8
Register 0x200 = 0x03 (four DDCs; I/Q selected)
Register 0x201 = 0x04 (chip decimate by 16)
Register 0x310, Register 0x330, Register 0x350, Register 0x370 =
0x42 (real mixer; 6 dB gain; variable IF; complex output;
HB4 + HB3 + HB2 + HB1 filters)
Register 0x311 = 0x00 (DDC 0 I input = ADC Channel A;
DDC 0 Q input = ADC Channel A)
Register 0x331 = 0x00 (DDC 1 I input = ADC Channel A;
DDC 1 Q input = ADC Channel A)
Register 0x351 = 0x05 (DDC 2 I input = ADC Channel B;
DDC 2 Q input = ADC Channel B)
Register 0x371 = 0x05 (DDC 3 I input = ADC Channel B;
DDC 3 Q input = ADC Channel B)
Register 0x314, Register 0x315, Register 0x320, Register 0x321 =
FTW and POW set as required by application for DDC 0
Register 0x334, Register 0x335, Register 0x340, Register 0x341 =
FTW and POW set as required by application for DDC 1
Register 0x354, Register 0x355, Register 0x360, Register 0x361 =
FTW and POW set as required by application for DDC 2
Register 0x374, Register 0x375, Register 0x380, Register 0x381 =
FTW and POW set as required by application for DDC 3
1
fS is the ADC sample rate. Bandwidths listed are <−0.001 dB of pass-band ripple and >100 dB of stop-band alias rejection.
2
The NCOs must be synchronized either through the SPI or through the SYSREF± pin after all writes to the FTW or POW registers have completed, to ensure the proper
operation of the NCO. See the NCO Synchronization section for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com