LTM4677 datasheet(71/116 Pages) AD

71 / 116 page

LTC3883/LTC3883-1

Rev. F

For more information www.analog.com

Bit[3] Setting this bit to a 1 starts the patent pending inductor DCR auto calibration to determine the DCR of the in-

ductor. This will update the value of IOUT_CAL_GAIN using the READ_IIN, READ_IOUT, and DUTY_CYCLE values.

IOUT_CAL_GAIN is adjusted so that READ_IOUT • DUTY_CYCLE = READ_IIN. The auto calibration procedure will only

complete successfully if the following conditions are met.

1) The PWM is enabled

2) DUTY_CYCLE is at least 3%

3) READ_IIN is at least 10mA

4) The calibrated IOUT_CAL_GAIN is within ±30% of the uncalibrated IOUT_CAL_GAIN

If any of the above conditions are not met, bit 0 of the STATUS_CML command will be set, and the value of IOUT_

CAL_GAIN will not be changed. Bit[3] must then be reset to a 0 by the user. A STORE_USER_ALL command must be

issued to store the updated IOUT_CAL_GAIN value into NVM.

Bit[1:0] determine the PWM mode of operation.

This command has one data byte.

MFR_PWM_CONFIG_LTC3883

The MFR_PWM_CONFIG_LTC3883 command sets the switching frequency and phase offset with respect to the fall-

ing edge of the SYNC signal. The part must be in the OFF state to process this command. The RUN pin must be low

or the part must be commanded off. If the part is in the RUN state and this command is written, the command will be

ignored and a BUSY fault will be asserted. Bit 6 of this command affects the loop gain of the PWM output which may

require modifications to the external compensation network.

BIT

MEANING

Reserved, set to 0.

If VOUT RANGE = 1, the maximum output voltage is 2.75V.

If RANGE = 0, the maximum output voltage is 5.5V.

Reserved

Share Clock Enable : If this bit is 1, the SHARE_CLK pin

will not be released until VIN > VIN_ON. The SHARE_CLK

pin will be pulled low when VIN < VIN_OFF. If this bit is

0, the SHARE_CLK pin will not be pulled low when VIN <

VIN_OFF except for the initial application of VIN.

Reserved, set to 0

BIT [2:0]

Phase Offset

000b

001b

010b

180

011b

270

100b

101b

120

110b

240

111b

300

This command has one data byte.

PMBus COMMAND DETAILS

LTM4677 Datasheet(PDF) 71 Page - Analog Devices

LTM4677 Datasheet(HTML) 71 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL