GC5316 datasheet(18/75 Pages) TI

18 / 75 page

GC5316

SLWS154A − JANUARY 2004 − REVISED MARCH 2004

www.ti.com

2.4

Receive RMS Power Meter

Integrate

55 bits

Clear

Transfer

18 Bits

(in increments of 4 samples)

Sync

RMS Power

Interrupt

Sync Delay

Counter

7Bits

(in samples)

Counter

8Bits

(in increments of

1024 samples)

pmeter_sync_delay_ddc

pmeter_integration_ddc

Top

Power Measurement Time Line

Time

Sync

Event

Sync Delay

Integration

Start

Integration Time

Integration

Start

Integration Time

Interval

Integration

Start

Interval

Integration Time Counter

pmeter_interval_ddc

Interval

Interrupt

Figure 15. Receive Power Meter and Timing

Each DDC channel includes an RMS power meter which is used to measure the total power within the channel

passband.

The power meter samples the I and Q data stream after the PFIR filter. Both 18-bit I and Q data are squared, summed,

and then integrated over a time determined by a programmable counter: pmeter_integration_ddc (16 bits). The

integration time is a 16-bit word which is programmed into the 18-bit counter. Integration time = 4 x

pmeter_integration_ddc + 1 (in units of a sample period or generally chip period/2).

There is a programmable 8-bit interval counter which sets the interval over which power measurements are repeated.

The timer counts in increments of 1024 samples. This allows the user to select intervals from 1 x 1024 samples up

to 256 x 1024 samples. The interval time = 1024 x pmeter_interval_ddc. The interval time must be greater than (not

equal to) the integration time.

The power measurement process starts with a sync event (ssel_pmeter). The integration starts at sync event + 3

chips + sync_delay. The 7-bit delay register permits delays from 3 to 130 samples after sync. The integration

continues until the integration count is met. At that point the top 32 bits of the 55-bit accumulator is transferred to

the read register and an interrupt is generated indicating the power value is ready to read. The interval counter

continues until the programmed interval count is reached. When reached, the integration counter and the interval

counter start over again. Each time the integration count is reached the upper 32 bits are again transferred to the

read register overwriting the previous value and sending an interrupt signifying the data is ready to be read. Failure

to read the data timely results in overwriting the previous interval measurement.

Sync ssel_pmeter starts the process. Whenever a sync is received, all the counters are reset to zero no matter what

the status.

For UMTS, I and Q are calculated and the integrated power is read. When in CDMA mode the power is calculated

for both the A and B signals, producing two 32-bit results.

GC5316 Datasheet(PDF) 18 Page - Texas Instruments

GC5316 Datasheet(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL