Electronic Components Datasheet Search
  English  ▼

X  

DP8500 Datasheet(PDF) 20 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP8500
Description  DP8520A/DP8521A/DP8522A microCMOS Programmable 256k/1M/4M Video RAM Controller/Drivers
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP8500 Datasheet(HTML) 20 Page - National Semiconductor (TI)

Back Button DP8500 Datasheet HTML 16Page - National Semiconductor (TI) DP8500 Datasheet HTML 17Page - National Semiconductor (TI) DP8500 Datasheet HTML 18Page - National Semiconductor (TI) DP8500 Datasheet HTML 19Page - National Semiconductor (TI) DP8500 Datasheet HTML 20Page - National Semiconductor (TI) DP8500 Datasheet HTML 21Page - National Semiconductor (TI) DP8500 Datasheet HTML 22Page - National Semiconductor (TI) DP8500 Datasheet HTML 23Page - National Semiconductor (TI) DP8500 Datasheet HTML 24Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 70 page
background image
50 Port A Wait State Support (Continued)
53 WAIT STATE SUPPORT FOR VIDEO RAM SHIFT
REGISTER LOAD OPERATIONS FOR PORT A
If using the DP8520A21A22A in a system using video
VRAMs the CPU that controls loading the Video RAM shift
register must be connected to Port A The input AVSRLRQ
asserts signaling an advanced request for a Video RAM
shift register load operation Sometime later the input VSRL
asserts signifying that the transfer cycle has started and
this action causes the DT OE output to transfer low VSRL
asserting also asserts WAIT (keeps DTACK negated) and
will then insert wait states into the transfer cycle The trans-
fer cycle is completed from either VSRL negating or four
clocks from VSRL asserting The first event of these two to
take place causes WAIT to negate (DTACK to assert) imme-
diately or one half system clock period later depending on
how the user had programmed WAIT to end (DTACK to
start) during a non-burst type of access The wait logic is
intimately connected to the DP8520A21A22A graphics
functions and the WAIT output functions the same as the
DT OE output (see
Figure 18 )
TLF9338 – 74
FIGURE 18 Wait State Timing during a VRAM Transfer Cycle (WAIT
Programmed as OT WAIT Sampled at the ‘‘T3’’ Rising Clock Edge)
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com