Electronic Components Datasheet Search
  English  ▼

X  

CS47L35 Datasheet(PDF) 53 Page - Cirrus Logic

Part # CS47L35
Description  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 Datasheet(HTML) 53 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 49Page - Cirrus Logic CS47L35 Datasheet HTML 50Page - Cirrus Logic CS47L35 Datasheet HTML 51Page - Cirrus Logic CS47L35 Datasheet HTML 52Page - Cirrus Logic CS47L35 Datasheet HTML 53Page - Cirrus Logic CS47L35 Datasheet HTML 54Page - Cirrus Logic CS47L35 Datasheet HTML 55Page - Cirrus Logic CS47L35 Datasheet HTML 56Page - Cirrus Logic CS47L35 Datasheet HTML 57Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 300 page
background image
DS1085F3
53
CS47L35
4.3 Digital Core
Figure 4-18. DRC Response Characteristic
The slope of the DRC response is determined by DRCn_HI_COMP and DRCn_LO_COMP. A slope of 1 indicates constant
gain in this region. A slope less than 1 represents compression (i.e., a change in input amplitude produces only a smaller
change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input
amplitudes; this is infinite compression.
When the noise gate is enabled, the DRC response in this region is determined by DRCn_NG_EXP. A slope of 1 indicates
constant gain in this region. A slope greater than 1 represents expansion (i.e., a change in input amplitude produces a
larger change in output amplitude).
When the DRCn_KNEE2_OP knee is enabled (Knee 2 in Fig. 4-18), this introduces the vertical line in the response pattern
shown, resulting in infinitely steep attenuation at this point in the response.
The DRC parameters are listed in Table 4-12.
The noise gate is enabled by setting DRCn_NG_ENA. When the noise gate is not enabled, Parameters 5–7 (see
Table 4-12) are ignored, and the DRCn_LO_COMP slope applies to all input signal levels below Knee 1.
The DRCn_KNEE2_OP knee is enabled by setting DRCn_KNEE2_OP_ENA. If this bit is not set, Parameter 7 is ignored
and the Knee 2 position always coincides with the low end of the DRCn_LO_COMP region.
The Knee 1 point in Fig. 4-18 is determined by DRCn_KNEE_IP and DRCn_KNEE_OP.
Table 4-12. DRC Response Parameters
Parameters
Parameter
Description
1
DRCn_KNEE_IP
Input level at Knee 1 (dB)
2
DRCn_KNEE_OP
Output level at Knee 2 (dB)
3
DRCn_HI_COMP
Compression ratio above Knee 1
4
DRCn_LO_COMP
Compression ratio below Knee 1
5
DRCn_KNEE2_IP
Input level at Knee 2 (dB)
6
DRCn_NG_EXP
Expansion ratio below Knee 2
7
DRCn_KNEE2_OP
Output level at Knee 2 (dB)
DRCn_KNEE_IP
(Y0)
0dB
DRCn
_HI_C
OMP
DR
Cn
_LO
_C
OM
P
DRCn Input Amplitude (dB)
DRCn Output Amplitude (dB)
DRCn_KNEE_OP
Knee 1
Knee 2
DRCn_KNEE2_IP
DRCn_KNEE2_OP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com