CS47L35 datasheet(24/300 Pages) CIRRUS

24 / 300 page

DS1085F3

CS47L35

3 Characteristics and Specifications

Table 3-22. JTAG Interface Timing

Test conditions (unless specified otherwise): CLOAD = 25 pF (output pins); TCK slew (20%–80%) = 5ns; with the exception of the conditions noted,

the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter 1

1.JTAG Interface timing

Symbol

Minimum

Typical

Maximum

Units

TCK cycle time

TCCY

—

TCK pulse width high

TCCH

—

TCK pulse width low

TCCL

—

TMS setup time to TCK rising edge

TMSU

1—

—

TMS hold time from TCK rising edge

TMH

2—

—

TDI setup time to TCK rising edge

TDSU

1—

—

TDI hold time from TCK rising edge

TDH

2—

—

TDO propagation delay from TCK falling edge

TDD

0—

TRST setup time to TCK rising edge

TRSU

3—

—

TRST hold time from TCK rising edge

TRH

3—

—

TRST pulse width low

—

TCK

(input)

tCCH

tCCL

tCCY

TDI

(input)

tDSU

tDH

TMS

(input)

tMSU

tMH

TDO

(output)

tDD

TRST

(input)

tRSU

tRH

CS47L35 Datasheet(PDF) 24 Page - Cirrus Logic

CS47L35 Datasheet(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL