CS47L35 datasheet(22/300 Pages) CIRRUS

22 / 300 page

DS1085F3

CS47L35

3 Characteristics and Specifications

Table 3-20. Control Interface Timing—Four-Wire (SPI) Mode

The following timing information is valid across the full range of recommended operating conditions.

Parameter 1, 2

1.Control interface timing—SPI Mode (write

cycle)

2.Control interface timing—SPI Mode (read

cycle)

Symbol

Min

Typ

Max

Units

SS falling edge to SCLK rising edge

tSSU

2.6

—

SCLK falling edge to SS rising edge

tSHO

0—

—

SCLK pulse cycle time

SYSCLK disabled (SYSCLK_ENA = 0)

SYSCLK_ENA = 1, SYSCLK_FREQ = 000

SYSCLK_ENA = 1, SYSCLK_FREQ > 000

tSCY

50.0

76.8

38.4

—

SCLK pulse width low

tSCL

15.3

—

SCLK pulse width high

tSCH

15.3

—

MOSI to SCLK set-up time

tDSU

1.5

—

MOSI to SCLK hold time

tDHO

1.7

—

SCLK falling edge to MISO transition

SCLK slew (90%–10%) = 5 ns, CLOAD (MISO) = 25 pF

tDL

—

12.6

(input)

SCLK

(input)

MOSI

(input)

tSSU

tSCH

tSCL

tSCY

tDHO

tDSU

tSHO

SCLK

(input)

MISO

(output)

tDL

(input)

CS47L35 Datasheet(PDF) 22 Page - Cirrus Logic

CS47L35 Datasheet(HTML) 22 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL