CS47L35 datasheet(23/300 Pages) CIRRUS

23 / 300 page

DS1085F3

CS47L35

3 Characteristics and Specifications

Table 3-21. SLIMbus Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

Parameter 1

1.SLIMbus interface timing.

Symbol

Minimum

Typ

Maximum

Units

SLIMCLK

input

SLIMCLK cycle time

SLIMCLK pulse width high

SLIMCLK pulse width low

—

TCLKH

TCLKL

—

SLIMCLK

output

SLIMCLK cycle time

SLIMCLK pulse width high

SLIMCLK pulse width low

—

TCLKH

TCLKL

—

SLIMCLK slew

rate (20%–80%)

CLOAD = 15 pF, SLIMCLK_DRV_STR = 0

CLOAD = 70 pF, SLIMCLK_DRV_STR = 0

CLOAD = 70 pF, SLIMCLK_DRV_STR = 1

SRCLK

0.09 x VDBVDD1

0.02 x VDBVDD1

0.04 x VDBVDD1

—

0.22 x VDBVDD1

0.05 x VDBVDD1

0.11 x VDBVDD1

V/ns

SLIMDAT

input

SLIMDAT setup time to SLIMCLK falling edge

TSETUP

3.5

—

SLIMDAT hold time from SLIMCLK falling edge

2—

—

SLIMDAT

output

SLIMDAT time

for data output

valid (relative to

SLIMCLK rising

edge)

SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V

CLOAD = 15 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V

CLOAD = 30 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V

CLOAD = 30 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V

CLOAD = 50 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V

CLOAD = 50 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V

CLOAD = 70 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V

CLOAD = 70 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V

TDV

—

4.7

4.3

6.8

5.8

9.6

7.9

12.4

10.0

8.1

7.3

11.8

10.0

16.6

13.7

21.5

17.4

SLIMDAT slew

rate (20%–80%)

CLOAD = 15 pF, SLIMDAT_DRV_STR = 0

CLOAD = 30 pF, SLIMDAT_DRV_STR = 0

CLOAD = 30pF, SLIMDAT_DRV_STR = 1

CLOAD = 70pF, SLIMDAT_DRV_STR = 0

CLOAD = 70pF, SLIMCLK_DRV_STR = 1

SRDATA

—

0.64 x VDBVDD1

0.35 x VDBVDD1

0.46 x VDBVDD1

0.16 x VDBVDD1

0.21 x VDBVDD1

V/ns

Other

parameters

Driver disable time

TDD

——

Bus holder output impedance

0.1 x VDBVDD1 <V< 0.9 x VDBVDD1 RDATAS

—

kΩ

Notes:

• The signal timing information describes the timing requirements of the SLIMbus interface as a whole, not just the CS47L35 device.

• TDV is the propagation delay from the rising SLIMCLK edge (at CS47L35 input) to the SLIMDAT output being achieved at the input to all

devices across the bus.

• TSETUP is the set-up time for SLIMDAT input (at CS47L35), relative to the falling SLIMCLK edge (at CS47L35).

• TH is the hold time for SLIMDAT input (at CS47L35) relative to the falling SLIMCLK edge (at CS47L35).

• For more details of the interface timing, refer to the MIPI Alliance Specification for Serial Low-power Inter-Chip Media Bus (SLIMbus)

SLIMDAT

TDV

TCLKL

TCLKH

VIH

VIL

TSETUP

VIH, VOH

VIL, VOL

SLIMCLK

VIL, VIH are the 35%/65% levels of the respective inputs.

VOL, VOH are the 20%/80% levels of the respective outputs.

The SLIMDAT output delay (TDV) is with respect to the input pads of all receiving devices.

CS47L35 Datasheet(PDF) 23 Page - Cirrus Logic

CS47L35 Datasheet(HTML) 23 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL