| Electronic Components Datasheet Search |
|
ADV7321 Datasheet(PDF) 14 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7321 Datasheet(HTML) 14 Page - Analog Devices |
|
14 / 88 page ![]() ADV7320/ADV7321 Rev. 0 | Page 14 of 88 Y0 Y1 Y2 Y3 b a Cb1 Cr1 Cr0 Cb0 c Y OUTPUT P_HSYNC P_VSYNC P_BLANK Y9–Y0 C9–C0 a AND b AS PER RELEVANT STANDARD c = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE TIMING SPECIFICATION SECTION OF THE DATA SHEET. A FALLING EDGE OF HSYNC IN TO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT AFTER A TIME EQUAL TO THE PIPELINE DELAY. Figure 15. HD 4:2:2 Input Timing Diagram Y9–Y0 Cb Y Cr Y b a a = 32 CLKCYCLES FOR 525p a = 24 CLKCYCLES FOR 625p AS RECOMMENDED BY STANDARD b(MIN) = 244 CLKCYCLES FOR 525p b(MIN) = 264 CLKCYCLES FOR 625p P_HSYNC P_VSYNC P_BLANK Figure 16. PS 4:2:2 10-Bit Interleaved Input Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |