| Electronic Components Datasheet Search |
|
ADV7321 Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7321 Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 88 page ![]() ADV7320/ADV7321 Rev. 0 | Page 17 of 88 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 47 RSET1 46 VREF 45 COMP1 42 DAC C 43 DAC B 44 DAC A 48 S_BLANK 41 VAA 40 AGND 39 DAC D 37 DAC F 36 COMP2 35 RSET2 34 EXT_LF 33 RESET 38 DAC E 2 Y0 3 Y1 4 Y2 7 Y5 6 Y4 5 Y3 1 VDD_IO 8 Y6 9 Y7 10 VDD 12 Y8 13 Y9 14 C0 15 C1 16 C2 11 DGND 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 PIN 1 ADV7320/ADV7321 TOP VIEW (Not to Scale) Figure 19. Pin Configuration Table 6. Pin Function Descriptions Pin No. Mnemonic Input/Output Description 11, 57 DGND G Digital Ground. 40 AGND G Analog Ground. 32 CLKIN_A I Pixel Clock Input for HD (74.25 MHz Only, PS Only (27 MHz), SD Only (27 MHz). 63 CLKIN_B I Pixel Clock Input. Requires a 27 MHz reference clock for progressive scan mode or a 74.25 MHz (74.1758 MHz) reference clock in HDTV mode. This clock is only used in dual modes. 45, 36 COMP1, COMP2 O Compensation Pin for DACs. Connect 0.1 µF capacitor from COMP pin to VAA. 44 DAC A O CVBS/Green/Y/Y Analog Output. 43 DAC B O Chroma/Blue/U/Pb Analog Output. 42 DAC C O Luma/Red/V/Pr Analog Output. 39 DAC D O In SD Only Mode: CVBS/Green/Y Analog Output; in HD Only Mode and Simultaneous HD/SD Mode: Y/Green [HD] Analog Output. 38 DAC E O In SD Only Mode: Luma/Blue/U Analog Output; in HD Only Mode and Simultaneous HD/SD Mode: Pr/Red Analog Output. 37 DAC F O In SD Only Mode: Chroma/Red/V Analog Output; in HD Only Mode and Simultaneous HD/SD Mode: Pb/Blue [HD] Analog Output. 23 P_HSYNC I Video Horizontal Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode. 24 P_VSYNC I Video Vertical Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode. 25 P_BLANK I Video Blanking Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode. 48 S_BLANK I/O Video Blanking Control Signal for SD Only. 49 S_VSYNC I/O Video Vertical Sync Control Signal for SD Only. 50 S_HSYNC I/O Video Horizontal Sync Control Signal for SD Only. 13,12, 9–2 Y9 to Y0 I SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan data. The LSB is set up on Pin Y0. For 8-bit data input, LSB is set up on Y2. 30–26, 18–14 C9 to C0 I Progressive Scan/HDTV Input Port 4:4:4 Input Mode. This port is used for the Cb[Blue/U] data. The LSB is set up on Pin C0. For 8-bit data input, LSB is set up on C2. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |