| Electronic Components Datasheet Search |
|
ADV7321 Datasheet(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7321 Datasheet(HTML) 28 Page - Analog Devices |
|
28 / 88 page ![]() ADV7320/ADV7321 Rev. 0 | Page 28 of 88 Table 10. Register 0x12 SR7– SR0 Register Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting Reset Values 0 0 0 0 clk cycles 0x00 0 0 1 1 clk cycles 0 1 0 2 clk cycles 0 1 1 3 clk cycles HD Y Delay with Respect to Falling Edge of HSYNC 1 0 0 4 clk cycles 0 0 0 0 clk cycles 0 0 1 1 clk cycle 0 1 0 2 clk cycles 0 1 1 3 clk cycles HD Color Delay with Respect to Falling Edge of HSYNC 1 0 0 4 clk cycles 0 Disabled HD CGMS 1 Enabled 0 Disabled 0x12 HD Mode Register 3 HD CGMS CRC 1 Enabled Table 11. Registers 0x13 to 0x14 SR7– SR0 Register Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting Reset Values 0 Cb after falling edge of HSYNC. 0x4C HD Cr/Cb Sequence 1 Cr after falling edge of HSYNC. Reserved 0 0 must be written to this bit. 0 8-bit input. HD Input Format 1 10-bit input. 0 Disabled. Sinc Filter on DAC D, E, F 1 Enabled. Reserved 0 0 must be written to this bit. 0 Disabled. HD Chroma SSAF 1 Enabled. 0 4:4:4 HD Chroma Input 1 4:2:2 0 Disabled. 0x13 HD Mode Register 4 HD Double Buffering 1 Enabled. HD Timing Reset x A low-high-low transition resets the internal HD timing counters. 0x00 0 HD Hsync Generation1 1 0 HD Vsync Generation1 1 Refer to the / Output Control section. 0 BLANK active high. HD Blank Polarity 1 BLANK active low. 0 Macrovision disabled. HD Macrovision for 525p and 625p 1 Macrovision enabled. Reserved 0 0 must be written to these bits. 0 0 = field input. HD VSYNC/Field Input 1 1 = VSYNC input. 0 Update field/line counter. 0x14 HD Mode Register 5 Horizontal/Vertical Counters2 1 Field/line counter free running. 1 Used in conjunction with HD_SYNC in Register 0x02, Bit 7 set to 1. 2 When set to 0, the horizontal/vertical counters automatically wrap around at the end of the line/field/frame of the standard selected. When set to 1, the horizontal/vertical counters are free running and wrap around when external sync signals indicate to do so. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |