AMD-766 datasheet(30/96 Pages) AMD

30 / 96 page

Preliminary Information

23167B – March 2001

AMD-766

TM Peripheral Bus Controller Data Sheet

4.6.4

Plug And Play

The IC supports three PNP IRQs and two PNP chip selects. The registers that specify these are C3A44 and C3A46.

The PNP pins are multiplexed with other functions. The control registers that specify the functions (the GPIO

control registers PM[D3:C0], PM[FF:F4]) must be set up appropriately for the PNP functions to operate.

4.6.5

General Purpose IO

The general-purpose IO pins, GPIO[31:0], may be assigned to be inputs, outputs, interrupt generators, or bus

controls. These pins may be programmed to be general-purpose IO or to serve alternate functions; see the PM[FF:F4,

D3:C0] register definitions. Many of these pins are named after their alternate functions. There is one control

PMD8.

General-purpose IO functions. When programmed as a GPIO pin, the following functions are available:

•

Outputs.

May be set high or low.

May be controlled by GPIO output clocks 0 or 1 (see PMDC).

•

Inputs.

Active high or active low programmable.

SCI or SMI IRQ capable.

May be latched or not latched.

Inputs may be debounce protected.

The following diagram shows the format for all GPIO pins. The input path is not disabled when the output path is

enabled or when the pin is used for an alternate function. In order for the latch to be set, the LE input must go high.

LATCH

LTCH_STS

RTIN

ACTIVEHI

Vcc

Output

flip-flop

Pad

Debounce

Circuit

Latch

GPIO output

clocks 0 and 1

Output

mode

To interrupt generator or

alternative logic

Output path

Input path

DEBOUNCE

Debounce. The input signal must be active and stable for 12 to 16 milliseconds before the output signal is asserted.

GPIO output clocks. There are two GPIO output clocks (numbered 0 and 1). They are specified by PMDC. Each

output clock includes a 7-bit programmable high time, a 7-bit programmable low time, and the counter may be

clocked by one of four frequencies. Here are the options:

PMDC[CLK[1,0]BASE]

Base clock period

Output high time range

Output low time range

00b

250 microseconds

250

µs to 32 ms

250 us to 32 ms

01b

2 milliseconds

2 ms to 256 ms

10b

16 milliseconds

16 ms to 2 seconds

11b

128 milliseconds

128 ms to 16.4 seconds

The output of the two GPIO output clocks may be selected to drive the output of any of the GPIO pins. They may be

used to blink LEDs or for other functions.

AMD-766 Datasheet(PDF) 30 Page - Advanced Micro Devices

AMD-766 Datasheet(HTML) 30 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL