| Electronic Components Datasheet Search |
|
BT261 Datasheet(PDF) 25 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
BT261 Datasheet(HTML) 25 Page - List of Unclassifed Manufacturers |
|
25 / 56 page ![]() Brooktree® 19 CIRCUIT DESCRIPTION Pin Descriptions L261_H Bt261 30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller WR* Write control input (TTL compatible). If WR* is a logical zero, data is written into the device via D0–D7. Data is latched on the rising edge of WR*. RD* and WR* should not be asserted simultaneously. D0–D7 Bidirectional data bus (TTL compatible). MPU data is transferred into and out of the device over this 8-bit data bus. If RD* is a logical one, D0–D7 are three-stated. AO Address control inputs (TTL compatible). A0 specifies whether the MPU is accessing the address register (A0 = 0) or the control register specified by the address register (A0 = 1). VCC Power. GND Ground. Table 2. Pin Descriptions Grouped By Pin Function Pin Name Description Figure 8. Bt261 Pinout Diagram D0 D1 D2 D3 D4 D5 D6 26 27 28 1 2 3 4 18 17 16 15 14 13 12 OSC1 OSC1* VSYNC* FIELD CAPTURE CSYNC* VIDEO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |