Electronic Components Datasheet Search
  English  ▼

X  

BT261 Datasheet(PDF) 27 Page - List of Unclassifed Manufacturers

Part # BT261
Description  30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

BT261 Datasheet(HTML) 27 Page - List of Unclassifed Manufacturers

Back Button BT261 Datasheet HTML 23Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 24Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 25Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 26Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 27Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 28Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 29Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 30Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 31Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 56 page
background image
Brooktree®
21
L261_H
INTERNAL
REGISTERS
Horizontal Counter
The 12-bit horizontal counter is incremented on the rising edge of CLOCK. It is not accessible by the MPU.
Command Register_0
This command register may be written to or read by the MPU at any time and is not initialized. CR00 corresponds
to D0 and is the least significant bit.
CR07, CR06
Horizontal counter control
(00)
reserved
(01)
reset each noise-gated
CSYNC*
(10)
reset to zero upon reach-
ing HCOUNT
(11)
use both modes (01) and
(10)
A value of (01) forces the horizontal counter to be reset to zero
at the beginning of every noise-gated CSYNC*. These modes
should be selected when using a high–speed oscillator to
divide down and generate the pixel clock.
A value of (10) specifies that the horizontal counter will be
reset to zero upon reaching the HCOUNT value. This mode
should be selected when using the horizontal counter as a sim-
ple divide-by-N circuit (such as when using an external VCO in
a traditional phase-locked loop application). Mode 11 can be
used to correct for missing sync pulses on the input video.
CR05
Capture strobe
This bit is synchronized to VSYNC* and FIELD and output onto
the CAPTURE output pin.
CR04, CR03
Sync detect select
(00)
25 mV
(01)
50 mV
(10)
100 mV
(11)
125 mV
These bits specify how much above the sync tip to slice VIDEO
for sync detection. If inputting TTL sync information, the high-
est slicing level should be selected.
CR02-CR00
Clock input select
(000) TTL compatible OSC1
(001) TTL compatible OSC1*
(010) TTL compatible OSC2
(011) TTL compatible OSC2*
(100) ECL compatible OSC1,
OSC1*
(101) ECL compatible OSC2,
OSC2*
(110) reserved
(111) reserved
These bits specify which OSC input is to be used to generate
pixel clock information. ECL input selection is compatible with
10KH differential ECL driven by a single +5 V supply.
Note:
When the clock pin is driven, the selected OSC pin(s)
must also be driven.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com