CLRC663 datasheet(103/177 Pages) NXP

103 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

Bit

Symbol

Description

9h - 1 out of 256 code (range 0 - 255) [ICODE SLI]

Ah - 1 out of 256 code (range 0 - 255; 00h is encoded with no modulation, value 256 not

used) [ICODE 1]

Bh - 1 out of 256 code (range 0 - 255; 00h is encoded with a pulse on last position)

[ICODE quite value]

Ch- Pulse internal encoded (PIE) [ISO/IEC 18000-3 mode 3/ EPC Class-1HF]

Dh - RFU

Eh - RFU

Fh - RFU

DSCFreq

Specifies the subcarrier frequency of the used envelope.

0h - 424 kHz

1h - 848 kHz

Note: This setting is only relevant, if an envelope is used which involves a subcarrier,

e.g. Manchester with subcarrier coding.

2 to 0

DBFreq

Specifies the frequency of the bit stream:

0h - RFU

1h - RFU

2h - 26 kHz

3h - 53 kHz

4h - 106 kHz

5h - 212 kHz

6h - 424 kHz

7h - 848 kHz

Table 204. TxDataCon bits...continued

9.16.3 TxDataMod

Bit

Symbol

Frame step

DMillerEn

DPulseType

DInvert

DEnvType

Access

rights

r/w

Table 205. TxDataMod register (address 4Bh)

Bit

Symbol

Description

Framestep

If set to 1, at every start of transmission, each byte of data is sent in a separate frame.

SOF and EOF are appended to the data byte according to the framing settings. After

one byte is transmitted, the TxEncoder waits for a new start trigger to continue with the

next byte (trigger is generated automatically). If set to 0, transmission is done in the

used way, where after a start trigger all data bytes are sent and the framing is done for

the complete data stream only once.

DMillerEn

If set, pulse modulation is applied according to modified miller code.

Note: This bit is intended to be set if DPulseType is 1h.

5 to 4

DPulseType

Specifies which type of pulse modulation is selected.

0 h - no pulse modulation

1h - pulse starts at beginning of bit

2h - pulse starts at beginning of second bit half

Table 206. TxDataMod bits

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

103 / 177

CLRC663 Datasheet(PDF) 103 Page - NXP Semiconductors

CLRC663 Datasheet(HTML) 103 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL