Electronic Components Datasheet Search
  English  ▼

X  

CLRC663 Datasheet(PDF) 111 Page - NXP Semiconductors

Part # CLRC663
Description  High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

CLRC663 Datasheet(HTML) 111 Page - NXP Semiconductors

Back Button CLRC663 Datasheet HTML 107Page - NXP Semiconductors CLRC663 Datasheet HTML 108Page - NXP Semiconductors CLRC663 Datasheet HTML 109Page - NXP Semiconductors CLRC663 Datasheet HTML 110Page - NXP Semiconductors CLRC663 Datasheet HTML 111Page - NXP Semiconductors CLRC663 Datasheet HTML 112Page - NXP Semiconductors CLRC663 Datasheet HTML 113Page - NXP Semiconductors CLRC663 Datasheet HTML 114Page - NXP Semiconductors CLRC663 Datasheet HTML 115Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 177 page
background image
NXP Semiconductors
CLRC663
High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
9.17.3 RxSyncValH
Bit
7
6
5
4
3
2
1
0
Symbol
RxSyncValH
Access
rights
r/w
Table 235. RxSyncValH register (address5Ah)
Bit
Symbol
Description
7 to 0
RxSyncValH
Defines the high byte of the Start Of Frame (SOF) pattern, which must be in front of the
receiving data.
Table 236. RxSyncValH bits
9.17.4 RxSyncValL
Bit
7
6
5
4
3
2
1
0
Symbol
RxSyncValL
Access
rights
r/w
Table 237. RxSyncValL register (address 5Bh)
Bit
Symbol
Description
7 to 0
RxSyncValL
Defines the low byte of the Start Of Frame (SOF) Pattern, which must be in front of the
receiving data.
Table 238. RxSyncValL bits
9.17.5 RxSyncMod
Bit
7
6
5
4
3
2
1
0
Symbol
SyncLen
SyncNegEdge
LastSyncHalf
SyncType
Access
rights
r/w
r/w
r/w
r/w
Table 239. RxSyncMode register (address 5Ch)
Bit
Symbol
Description
7 to 4
SyncLen
Defines how many Bits of registers RxSyncValH and RxSyncValL are valid. For ISO/IEC
14443B set to 0.
3
SyncNegEdge
Is used for SOF with no correlation peak. The first negative edge of the correlation is
used for defining the bit grid.
2
LastSyncHalf
The last Bit of the Sync mode has only half of the length compared to all other bits.
(ISO/IEC 18000-3 mode 3/ EPC Class-1HF).
1 to 0
SyncType
0: all 16 bits of SyncVal are interpreted as burst.
Table 240. RxSyncMod bits
CLRC663
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 5.3 — 3 January 2024
111 / 177



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com