| Electronic Components Datasheet Search |
|
CLRC663 Datasheet(PDF) 116 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
CLRC663 Datasheet(HTML) 116 Page - NXP Semiconductors |
|
116 / 177 page ![]() NXP Semiconductors CLRC663 High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus 11 Recommended operating conditions Exposure of the device to other conditions than specified in the Recommended Operating Conditions section for extended periods may affect device reliability. Electrical parameters (minimum, typical and maximum) of the device are guaranteed only when it is used within the recommended operating conditions. Symbol Parameter Conditions Min Typ Max Unit VDD supply voltage 3.0 5.0 5.5 V VDD(TVDD) TVDD supply voltage [1] 3.0 5.0 5.5 V VDD(PVDD) PVDD supply voltage all host interfaces [2] 3.0 3.3 5.5 V Tj(max) maximum junction temperature - - - +125 °C Tamb operating ambient temperature in still air with exposed pin soldered on a 4 layer JEDEC PCB -25 +25 +85 °C Tstg storage temperature no supply voltage applied, relative humidity 45.. .75% -45 +25 +125 °C Table 250. Operating conditions CLRC66301, CLRC66302 [1] VDD(PVDD) must always be the same or lower than VDD. [2] A PVDD voltage higher than 5.0 V might lead to an increased current consumption during Power-down mode Symbol Parameter Conditions Min Typ Max Unit VDD supply voltage 2.5 5.0 5.5 V VDD(TVDD) TVDD supply voltage [1] 2.5 5.0 5.5 V all host interfaces except I2C interface [2] 2.5 5.0 5.5 V VDD(PVDD) PVDD supply voltage all host interfaces incl. I2C interface [2] 3.0 5.0 5.5 V Tj(max) maximum junction temperature - - - +125 °C HVQFN32 package, in still air with exposed pin soldered on a 4 layer JEDEC PCB -40 +25 +105 °C Tamb operating ambient temperature VFBGA36 package, in still air with exposed pin soldered on a 4 layer JEDEC PCB -40 +25 +85 °C Tstg storage temperature no supply voltage applied, relative humidity 45...75% -45 +25 +125 °C Table 251. Operating conditions CLRC66303 [1] VDD(PVDD) must always be the same or lower than VDD. [2] A PVDD voltage higher than 5.0 V might lead to an increased current consumption during Power-down mode CLRC663 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 5.3 — 3 January 2024 116 / 177 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |