PM3350-SW datasheet(166/224 Pages) PMC

166 / 224 page

ELAN 8X10

PM3350 ELAN 8 X10

DATA SHEET

PMC-970109

ISSUE 3

8 PORT ETHERNET SWITCH

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND PMC-SIERRA, INC. CUSTOMERS ONLY

164

MCONFIG (Memory Configuration register)

Bit

Type

Function

Default

Bit 31 to 16

Unused

Bit 15 to 14

R/W

MXSEL[1:0]

MDATA[15:14]1

Bit 13

R/W

MSLO

MDATA[13]1

Bit 12

R/W

MDCAS

MDATA[12]1

Bit 11 to 9

R/W

MTYPE3[2:0]

MDATA[11:9]1

Bit 8 to 6

R/W

MTYPE2[2:0]

MDATA[8:6]1

Bit 5 to 3

R/W

MTYPE1[2:0]

MDATA[5:3]1

Bit 2 to 0

R/W

MTYPE0[2:0]

MDATA[2:0]1

MXSEL[1:0]:

These bits configure the DRAM row/column multiplexing to accommodate

different DRAM organizations:

MXSEL

Column Address Bits

MSLO:

Determines the expected access time of the local memory: if a logic 1, 80ns

DRAM is expected; otherwise, 60ns DRAM is expected. The PM3350 is

intended to be used with 60ns EDO DRAM; hence, MSLO must be a logic 0

for correct operation.

MDCAS:

Used to indicate the organization of DRAM used in the system, if any: if set to

a logic 1, the ELAN 8x10 will generate control signals for 2-CAS DRAMs;

otherwise, the ELAN 8x10 will assume 1-CAS DRAM devices

MTYPE3[2:0]:

Indicates the type of memory device selected with MCS[3]*:

000

Reserved

001

Reserved

010

Reserved

011

Reserved

100

Reserved

101

200ns (E)EPROM

PM3350-SW Datasheet(PDF) 166 Page - PMC-Sierra, Inc

PM3350-SW Datasheet(HTML) 166 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL