Electronic Components Datasheet Search
  English  ▼

X  

PM7341 Datasheet(PDF) 46 Page - PMC-Sierra, Inc

Part # PM7341
Description  S/UNI INVERSE MULTIPLEXING FOR ATM, 84 LINKS
PDF  413 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7341 Datasheet(HTML) 46 Page - PMC-Sierra, Inc

Back Button PM7341 Datasheet HTML 42Page - PMC-Sierra, Inc PM7341 Datasheet HTML 43Page - PMC-Sierra, Inc PM7341 Datasheet HTML 44Page - PMC-Sierra, Inc PM7341 Datasheet HTML 45Page - PMC-Sierra, Inc PM7341 Datasheet HTML 46Page - PMC-Sierra, Inc PM7341 Datasheet HTML 47Page - PMC-Sierra, Inc PM7341 Datasheet HTML 48Page - PMC-Sierra, Inc PM7341 Datasheet HTML 49Page - PMC-Sierra, Inc PM7341 Datasheet HTML 50Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 413 page
background image
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
PM7341 S/UNI-IMA-84
DATASHEET
PMC-2000223
ISSUE 4
INVERSE MULTIPLEXING OVER ATM
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
48
Pin Name
Type
Pin
No.
Function
TSX
Input
J26
The Transmit Start of Transfer (TSX) signal is an
active high signal that marks the first cycle of a data-
block transfer on the TDAT[15:0] bus. When the
TSX signal is active, the coinciding data on the
TDAT[15:0] bus represents the in-band PHY
address.
The TSX output is sampled on the rising edge of
RCLK.
TDAT[15]
TDAT[14]
TDAT[13]
TDAT[12]
TDAT[11]
TDAT[10]
TDAT[9]
TDAT[8]
TDAT[7]
TDAT[6]
TDAT[5]
TDAT[4]
TDAT[3]
TDAT[2]
TDAT[1]
TDAT[0]
Input
H25
H26
J24
G25
H23
G26
H24
F23
F26
G24
E25
E26
F24
D25
E23
D26
The Transmit Cell Data (TDAT[15:0]) signals carry
the ATM cell octets that are transferred to the
internal cell buffer. When this interface is operating
in 8-bit mode, only TDAT[7:0] is used.
The TDAT[15:0] input bus is sampled on the rising
edge of TCLK.
TPRTY
Input
E24 The Transmit Parity (TPRTY) signal provides the
parity (programmable for odd or even parity) of the
TDAT[15:0] bus. The TPRTY signal is considered
valid only when valid data and inband address are
transferring as indicated by the TENB signal
asserted low. When this interface is operating in 8-
bit mode, this signal provides the parity of
TDAT[7:0].
A parity error is indicated by a status bit and a
maskable interrupt.
The TPRTY input signal is sampled on the rising
edge of TCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com