Electronic Components Datasheet Search
  English  ▼

X  

PM7341 Datasheet(PDF) 59 Page - PMC-Sierra, Inc

Part # PM7341
Description  S/UNI INVERSE MULTIPLEXING FOR ATM, 84 LINKS
PDF  413 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7341 Datasheet(HTML) 59 Page - PMC-Sierra, Inc

Back Button PM7341 Datasheet HTML 55Page - PMC-Sierra, Inc PM7341 Datasheet HTML 56Page - PMC-Sierra, Inc PM7341 Datasheet HTML 57Page - PMC-Sierra, Inc PM7341 Datasheet HTML 58Page - PMC-Sierra, Inc PM7341 Datasheet HTML 59Page - PMC-Sierra, Inc PM7341 Datasheet HTML 60Page - PMC-Sierra, Inc PM7341 Datasheet HTML 61Page - PMC-Sierra, Inc PM7341 Datasheet HTML 62Page - PMC-Sierra, Inc PM7341 Datasheet HTML 63Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 413 page
background image
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
PM7341 S/UNI-IMA-84
DATASHEET
PMC-2000223
ISSUE 4
INVERSE MULTIPLEXING OVER ATM
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
61
Pin Name
Type
Pin
No.
Function
DDP
Input
R1
The Drop Bus Data Parity (DDP) signal carries the
even or odd parity for the drop bus signals. The
parity calculation encompasses DDATA[7:0], DPL,
and DV5 signals.
The selection of even or odd parity is made via the
SBI_PAR_CTL bit of SBI Extract Control Register.
Multiple PHY-devices can drive this signal at
uniquely assigned tributary columns within the SBI
BUS structure. This parity signal is intended to
detect multiple sources in the column assignment.
The DDP input signal is sampled on the rising edge
of REFCLK.
DPL
Input
T2
The Active High Drop Bus Payload (DPL) is an
active high signal that indicates valid data within the
SBI BUS structure. This signal is asserted during all
octets making up a tributary. This signal goes high
during the V3 octet within a tributary to
accommodate negative timing adjustments between
the tributary rate and the fixed SBI BUS structure.
This signal goes low during the octet after the V3
octet within a tributary to accommodate positive
timing adjustments between the tributary rate and
the fixed SBI BUS structure.
Multiple PHY-devices can drive this signal at
uniquely assigned tributary columns within the SBI
BUS structure.
The DPL input signal is sampled on the rising edge
of REFCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com