Electronic Components Datasheet Search
  English  ▼

X  

PM73487 Datasheet(PDF) 78 Page - PMC-Sierra, Inc

Part # PM73487
Description  622 Mbps ATM Traffic Management Device
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73487 Datasheet(HTML) 78 Page - PMC-Sierra, Inc

Back Button PM73487 Datasheet HTML 74Page - PMC-Sierra, Inc PM73487 Datasheet HTML 75Page - PMC-Sierra, Inc PM73487 Datasheet HTML 76Page - PMC-Sierra, Inc PM73487 Datasheet HTML 77Page - PMC-Sierra, Inc PM73487 Datasheet HTML 78Page - PMC-Sierra, Inc PM73487 Datasheet HTML 79Page - PMC-Sierra, Inc PM73487 Datasheet HTML 80Page - PMC-Sierra, Inc PM73487 Datasheet HTML 81Page - PMC-Sierra, Inc PM73487 Datasheet HTML 82Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 251 page
background image
PM73487 QRT
PMC-Sierra, Inc.
PMC-980618
Issue 3
622 Mbps ATM Traffic Management Device
Released
Datasheet
66
4.3.4
CH_RAM Interface Signals
Table 11. CH_ RAM Interface Signals (58 Pins)
Signal Name
Ball
Type
Drive/
Input Level
Slew
Rate
Description
CH_RAM_ADD(17:0)
R5, R3, R4, N1, N2, N3,
M2, N4, P3, K2, L2, P4,
M4, M3, M5, P5, N5, H2
Out
5 ma
Mod
CH_ RAM Address Bits 17 to 0
are part of the 18-bit SRAM
address bus.
CH_RAM_DATA(31:0)
AB5, AC3, AB2, AC2,
AA4, AB3, AB4, Y5, Y3,
AA5, Y4, Y2, AA3, AA2,
W3, V5, U5, W4, V3, U4,
W2, V2, V4, U3, U2, T2,
U1, R2, T3, T4, T5, P2
Bidir
5 ma/CMOS
Mod
CH_RAM Data Bits 31 to 0 are
part of the 32-bit SRAM data
bus.
CH_RAM_PARITY0
W5
Bidir
5 ma/CMOS
Mod
Odd parity bit for
CH_RAM_DATA(15:0).
CH_RAM_PARITY1
AD3
Bidir
5 ma/CMOS
Mod
Odd parity bit for
CH_RAM_DATA(31:16).
CH_RAM_CLK
K3
Out
8 ma
Fast
CH_RAM Clock provides the
clock to the CH_RAM.This
signal should be terminated
with a series resistor before
connecting to the RAM mod-
ules
CH_RAM_ADD17N
K5
Out
5 ma
Mod
CH_RAM Not Address Bit 17
reverses bit 17 of
CH_RAM_ADD(17:0).
/CH_RAM_OE
J2
Out
8 ma
Fast
CH_RAM Output Enable is an
active low signal that enables
the SRAM to drive the
CH_RAM_DATA(31:0),
CH_RAM_PARITY0, and
CH_RAM_PARITY1.This
signal should be terminated
with a series resistor before
connecting to the RAM mod-
ules
/CH_RAM_WE0
J3
Out
5 ma
Mod
CH_RAM Write Enable 0 is an
active low signal that strobes
CH_RAM_DATA(15:0) and
CH_RAM_PARITY0 into an
external SRAM.
/CH_RAM_WE1
L3
Out
5 ma
Mod
CH_RAM Write Enable 1 is an
active low signal that strobes
CH_RAM_DATA(31:16) and
CH_RAM_PARITY1 into an
external SRAM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com