PM73487 datasheet(14/251 Pages) PMC

14 / 251 page

PM73487 QRT

PMC-Sierra, Inc.

PMC-980618

Issue 3

622 Mbps ATM Traffic Management Device

Released

Datasheet

•

Provides per-channel (VP or VC), per-SC Queue (SCQ), per-SC, per-VO, and per-

direction congested and maximum queue depth limits.

•

Provides up to 64K cell buffers.

CONGESTION MANAGEMENT ALGORITHMS

•

Supports EPD and Partial Packet Discard (PPD) for UBR traffic, and as a backup for ABR

traffic.

•

Supports CLP-based cell discard and Explicit Forward Congestion Indicator (EFCI) cell

marking.

•

Supports three congestion limits (as well as EPD, CLP, and EFCI, and/or backpressure)

for logical multicast on the transmit side.

SWITCHING

•

Supports VC and VP switching.

•

Supports up to 16K VCs.

ADDRESS MAPPING

•

Supports all 12 VP and 16 VC bits through use of a double, indirect lookup table.

•

Performs header translation at both the input (receive) and output (transmit) directions.

Input header translation is used to pass the output queue channel number through the

switch.

MULTICAST

•

Supports logical multicast with a superior queue-clearing algorithm.

DIAGNOSTIC/ROBUSTNESS FEATURES

•

Checks the header parity.

•

Counts tagged cells.

•

Runs error checks continually on all fabric lines.

•

Checks liveness of control signal lines at both switch fabric and UTOPIA interfaces,

working around partial fabric failures.

•

Checks Static Random Access Memory (SRAM) and Dynamic Random Access Memory

(DRAM) parity.

STATISTICS FEATURES

•

In the receive direction, counts cells transmitted and dropped.

•

In the transmit direction, counts cells transmitted and dropped on a per-VC basis.

I/O FEATURES

•

Provides four switch element interfaces with phase aligners. The phase aligners allow for

external serialization of the data stream enabling systems to be built that support device

separation of up to 10 meters.

•

Provides a UTOPIA Level 2 Multi-PHY (MPHY) 16-bit, 50 MHz interface.

•

Provides a 2-level priority servicing algorithm for high and low bandwidth UTOPIA PHY

layer devices.

•

Provides a multiplexed address/data CPU interface.

PM73487 Datasheet(PDF) 14 Page - PMC-Sierra, Inc

PM73487 Datasheet(HTML) 14 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL