Electronic Components Datasheet Search
  English  ▼

X  

PM73487 Datasheet(PDF) 79 Page - PMC-Sierra, Inc

Part # PM73487
Description  622 Mbps ATM Traffic Management Device
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73487 Datasheet(HTML) 79 Page - PMC-Sierra, Inc

Back Button PM73487 Datasheet HTML 75Page - PMC-Sierra, Inc PM73487 Datasheet HTML 76Page - PMC-Sierra, Inc PM73487 Datasheet HTML 77Page - PMC-Sierra, Inc PM73487 Datasheet HTML 78Page - PMC-Sierra, Inc PM73487 Datasheet HTML 79Page - PMC-Sierra, Inc PM73487 Datasheet HTML 80Page - PMC-Sierra, Inc PM73487 Datasheet HTML 81Page - PMC-Sierra, Inc PM73487 Datasheet HTML 82Page - PMC-Sierra, Inc PM73487 Datasheet HTML 83Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 251 page
background image
PM73487 QRT
PMC-Sierra, Inc.
PMC-980618
Issue 3
622 Mbps ATM Traffic Management Device
Released
Datasheet
67
4.3.5
AL_RAM Interface Signals
/CH_RAM_ADSC
L4
Out
5 ma
Mod
CH_RAM Synchronous
Address Status Controller is an
active low signal that causes
new addresses to be registered
within the external SSRAM.
Table 12. Address Lookup RAM Interface Signals (42 Pins)
Signal Name
Ball
Type
Drive/
Input Level
Slew
Rate
Description
ALRAM_ADD(18:0)
AE8, AG7, AG6, AH5,
AF7, AF6, AH4, AG5,
AG4, AE7, AE6, AF5,
AG3, AE4, AC5, AF4,
AF3, AG2, AE3
Out
5 ma
Mod
AL RAM Address Bits 18 to 0 are
part of the 19-bit SRAM address
bus.
ALRAM_DATA(16:0)
AG11, AH9, AG9,
AH10, AF11, AE10,
AG10, AE11, AF9,
AG8, AF10, AJ6, AH8,
AF8, AE9, AH7, AH6
Bidir
5 ma/CMOS
Mod
AL RAM Data Bits 15 to 0 are part
of the 16-bit SRAM data bus.
Bit 16 is for parity.
ALRAM_CLK
AD1
Out
8 ma
Fast
AL RAM Clock provides the clock
to the ALRAM. This signal should
be terminated with a series resistor
before connecting to the RAM
modules
ALRAMADD17N
AD4
Out
5 ma
Mod
AL RAM Not Address 17 reverses
bit 17 of ALRAM_ADD(18:0).
ALRAMADD18N
AD2
Out
5 ma
Mod
AL RAM Not Address 18 reverses
bit 18 of ALRAM_ADD(18:0).
/ALRAM_OE
AE2
Out
8 ma
Fast
AL RAM Output Enable is an
active low signal that enables the
SRAM to drive
AL_RAM_DATA(16:0).This sig-
nal should be terminated with a
series resistor before connecting to
the RAM modules
/ALRAM_WE
AF2
Out
5 ma
Mod
AL RAM Write Enable is an active
low signal that strobes data into an
external SRAM.
/ALRAM_ADSC
AC4
Out
5 ma
Mod
AL RAM Synchronous Address
Status Controller is an active low
signal that causes new addresses
to be registered within the external
SSRAM.
Table 11. CH_ RAM Interface Signals (58 Pins) (Continued)
Signal Name
Ball
Type
Drive/
Input Level
Slew
Rate
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com