35 / 73 page
CYRF69103
Document #: 001-07611 Rev *B
Page 35 of 73
Serial Peripheral Interface (SPI)
The SPI Master/Slave Interface core logic runs on the SPI clock domain. The SPI clock is a divider off of the CPUCLK when in
Master Mode. SPI is a four-pin serial interface comprised of a clock, an enable, and two data pins
Figure 14. SPI Block Diagram
SPI State Machine
SS_N
Data (8 bit)
Load
Empty
Data (8 bit)
Load
Full
Sclk Output Enable
Slave Select Output Enable
Master IN, Slave Out OE
Master Out, Slave In, OE
Shift Buffer
Input Shift Buffer
Output Shift Buffer
SCK Clock Generation
SCK Clock Select
SCK Clock Phase/Polarity
Select
Register Block
SCK Speed Sel
Master/Slave Sel
SCK Polarity
SCK Phase
Little Endian Sel
MISO/MOSI
Crossbar
GPIO Block
SS_N
LE_SEL
SCK
LE_SEL
SCK_OE
SS_N_OE
MISO_OE
MOSI_OE
SCK
SCK_OE
SS_N_OE
SCK
SS_N
Master/Slave Set
MISO
MOSI
MISO_OE
MOSI_OE
[+] Feedback
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
